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Abstract
A sampling system based on a 24-bits sigma-delta analog-to-digital converter (ADC) was
built and characterized in order to study the feasibility of using this type of ADCs in
electrical metrology.
The non-linearities of the sampling system have been studied and a model for post-
correcting the measured data points established. The Hammerstein model, consisting
of a static non-linear part and a linear system, was employed. A 4-th order polynomial
accounts for the non-linearities of the analog electronics and the input stages of the sigma
delta ADC. The linear part corresponds to the transfer function of the decimation ﬁlters
internal to the ADC. The parameters for the model of the system were determined using
noiseless and drift-free waveforms from a Josephson waveform synthesizer.
The performance of the sampling system was veriﬁed experimentally by comparing the
measured root-mean-square (rms) value of sinusoidal signals with the results from an
established method. The results obtained using the post-corrected samples from the
sampling system at 125 Hz agreed to within 2 V/V with the de facto standard in
metrology laboratories, which uses a high accuracy digital voltmeter.
Precision measurements are limited by the decimation ﬁlters inside the ADC and can
only be carried out for frequencies below 1/24-th of the equivalent sampling rate. The
characterization results have shown that the non-linearities have been compensated to
5 V/V or better and the eﬀective resolution exceeds 20 bits, over an input range of
1 V at the equivalent sampling rate of 32 kHz. The experimental validation has proved
that it is possible to measure rms values of sinusoidal signals with 1 V peak amplitudes
for frequencies up to 1.3 kHz with uncertainty of 8 V/V, signiﬁcantly improving the
uncertainty achievable with de facto standard which reaches 8 V/V at 500 Hz.
i
Kurzfassung
Ein Abtastsystem basierend auf einem 24-Bit Sigma-Delta Analog-Digital Wandler (ADC)
wurde gebaut und charakterisiert, um die Möglichkeiten eines solchen ADC-Typs für An-
wendungen in der elektrischen Metrologie zu untersuchen.
Die Nichtlinearitäten des Abtastsystems wurden bestimmt und ein Modell für die nach-
trägliche Korrektur der erfassten Abtastwerte entwickelt. Dafür wurde das Hammerstein
Modell verwendet, das zur Charakterisierung eines statisch, nichtlinearen Blocks gefolgt
von einem linearen Teil geeignet ist. Ein Polynom vierter Ordnung wurde zur Beschrei-
bung der statischen Nichtlinearität in der analogen Elektronik und der Eingangsstufe des
Sigma-Delta ADC verwendet. Der lineare Teil des Modells umfasst die Transferfunkti-
on des Dezimationsﬁlters im ADC Chip. Die Parameter für das Modell wurden mithilfe
rausch- und driftloser Signale von einem Josephson Wellenform Synthesizer ermittelt.
Die Leistungsfähigkeit des Abtastsystems wurde experimentell durch Eﬀektivwertmes-
sungen (rms) von sinusförmigen Signalen mit einem etablierten Messverfahren überprüft.
Als Ergebnis wurde eine Übereinstimmung innerhalb von 2 V/V bei 125 Hz mit dem de
facto Normal der metrologischen Kalibrierlabore gefunden, das auf einem hochpräzisen
Digitalvoltmeter basiert.
Präzisionsmessungen haben ergeben, dass die Dezimationsﬁlter im ADC die maximale
Frequenz auf 1/24stel der äquivalenten Abtastrate begrenzen, wenn die bestmöglichen
Unsicherheiten erreicht werden sollen. Die Ergebnisse der Systemcharakterisierung haben
bestätigt, dass Nichtlinearitäten auf 5 V/V oder besser kompensiert werden. Die eﬀek-
tive Auﬂösung überschreitet 20 Bit über einen Eingangsbereich von 1 V und mit einer
äquivalenten Abtastrate von 32 kHz. Die experimentelle Überprüfung hat gezeigt, dass
es mit dem neuen System möglich ist, den Eﬀektivwert sinusförmiger Signale und 1 V
Amplitude für Frequenzen bis 1,3 kHz mit einer Messunsicherheit von 8 V/V zu bestim-
men, und somit die erreichbare Messunsicherheit des de facto Normals, das 8 V/V bei
500 Hz erreicht, deutlich zu verbessern.
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Chapter 1
Introduction
Most national metrology institutes (NMIs) have employed sampling techniques for ac
metrology applications during the last two decades. Mainly, this technique is based on
using an integrating analogue-to-digital converter (IADC) as sampler. A high accuracy
digital voltmeter, the Agilent 3458A, is widely used at most NMIs as sampler and its
performance for metrology applications has been checked and published [1, 2]. The aim
of this thesis is to study the feasibility of using sigma-delta analog-to-digital converters for
ac metrology applications. To accomplish this objective, a sampling system to measure
rms values of ac quantities in the frequency range from 60 Hz to 2 kHz to achieve a
combined uncertainty in the order of 5 V/V was designed, modeled and characterized
using Josephson waveforms [3].
Sigma-Delta analog-to-digital converters (- ADC) have recently become more at-
tractive for high precision sampling applications due to their improved low-noise charac-
teristics, high resolution and low non-linearity [4]. An initial evaluation of such a device,
carried out at PTB, conﬁrmed their feasibility for high-grade metrology applications [5].
As a result, a sampling system built around such a - ADC has been designed, incor-
porating the expertise gained in such research.
Studies have been conducted to characterize the dynamic and static metrological be-
havior of ADCs. Hence, standards of The Institute of Electrical and Electronics Engineers
(IEEE), the IEEE standard 1057-1994 [6] and the IEEE standard 1241-2001 [7], report
methods to carry out performance tests. In this work, because of the low uncertainty
requirement in the calibration, the characterization of the - ADC was performed by
means of the Josephson Waveform Synthesizer. This quantum standard is a powerful
tool because of its intrinsic characteristics of noiseless, non-drift and its inherent accu-
racy that are exploited in methods described herein. Moreover, it assures traceability to
the SI unit of voltage [8], which can be reproduced with an accuracy of a few parts in
1010 [9].
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Metrology applications demand high accuracy in the determination of the measur-
and. A practical ADC cannot provide the needed performance due to imperfections such
as gain deviation, thermal drift, non-linearity and others. As a consequence, the ADC
readouts will have deviations from the original signal applied to its input. With an
ADC characterization these deviations can be quantiﬁed and, in most cases, corrected
and/or post-compensated by modeling the ADC in order to reconstruct the input signal
with high accuracy. For many years, researches have been interested in ADC model-
ing, therefore, several models, such as based on power series expansion, lock up table,
model inversion and block-oriented models, have been studied [10, 11]. As - ADCs
are diﬃcult to describe mathematically, researches used behavioral models to simulate
and post-compensate the deviations of ADCs [12]. The internal structure of a -
ADC includes an analog part, which consists of a modulator or a cascade of modulators
(in a multistage topology) and a digital part with a quantizer and several digital deci-
mation ﬁlters [4]. The analog part may have non-linear behavior due to imperfections
and mismatch in the components, being its most critical part the front-end modulator
[13, 14]. The digital part commonly includes a cascade of linear ﬁnite impulse response
ﬁlters. Therefore, the internal architecture of a - ADC is a cascade of a non-linear
system with a linear system. A model that oﬀers non-linear and linear representation
is a block oriented model, the Hammerstein model [15] which is made up of a cascade
of two blocks, a non-linear block at the input stage connected to a linear block. In this
thesis, the parameters of this model were found to post-compensate the ADC readouts
in order to reconstruct the original input signal. For the non-linear block a polynomial
representation has been chosen, while the linear block models the frequency response of
the decimation ﬁlters of the - ADC.
The model should be experimentally validated in order to assess whether the parame-
ters of the model are suitable or not to reach the targeted performance. For such purpose,
the performance of the - sampling system has been evaluated under sinusoidal exci-
tation in the frequency range from 62.5 Hz to 2 kHz at maximum amplitude equal to
1 V.
Furthermore, ADC performance metrics such as total harmonic distortion, interhar-
monic product distortion, signal-to-noise ratio are important to determine. The dynamic
behavior of the ADC can be described using them although, as will become clear, their
relevance for metrology applications is limited. These metrics can be characterized by
means of the Josephson Arbitrary Waveform Synthesizer which generates spectrally pure
sinusoidal signal and multi-tone sinusoidal signals [16].
Settling time and noise are other important metrics of - ADCs. The decimation
ﬁlters used in - ADCs severely restrict the settling times that can be achieved with
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this architecture. The settling time adds transients which introduce errors in the re-
sults when measuring alternating signals with spectra made up of numerous frequencies,
harmonically related or not.
Noise will degrade the signal-to-noise ratio and in consequence will limit the achievable
eﬀective resolution of the ADC. The Josephson Waveform Synthesizer, which can generate
stepwise approximated waveforms and dc values, is the most suitable system to determine
these two parameters because of its lack of drift and noise at the output.
This thesis starts with an introduction to - ADCs in chapter 2. Chapter 3 de-
scribes the system hardware and includes an analysis of the sources of deviations. The
ADC model and parameter identiﬁcation are then introduced and the uncertainty con-
tribution evaluated. The performance dynamic metrics characterization are presented
in chapter 5. Chapter 6 covers the parameter identiﬁcation of the Hammerstein model
and the additional compensation required to compute the rms value of the signal to be
measured. Finally, chapter 7 summarizes and discusses the experimental validation of
the ADC model when measuring sinusoidal signals.
3
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Chapter 2
Introduction to Sigma-Delta Data
Converters
This chapter reports a brief introduction to the analog-to-digital conversion process,
analyzes the quantization noise and presents a brief description of a linear model of
quantizers. Then, it follows with an introduction and theoretical background regarding
sigma-delta analog-to-digital converters (ADC). It starts with a ﬁrst order modulator and
ends with a multistage modulator. The advantages of sigma-delta ADCs over Nyquist
rate ADCs are examined. Finally, it presents the internal structure of the device used in
this thesis.
2.1 Analog-to-Digital Conversion
An analog-to-digital converter (ADC) converts a continuous-time signal to a discrete-time
sequence. The process involves two operations: i) to take samples of the continuous signal
xc(t) at periodic intervals Ts, commonly denominated sampling time (the reciprocal of Ts
is the sampling frequency fs) to produce a discrete-time sequence x[n] according to the
relation [17]
x[n] = xc(nTs)  1 < n <1; (2.1)
and ii) amplitude quantization by mapping the signal x[n] into digital levels ~x[n] by a
system called Quantizer. The ﬁrst operation is known as sampling and the second oper-
ation is known as quantization. The analog-to-digital conversion is depicted in ﬁgure 2.1.
In a practical setting, these operations are implemented by an analog-to-digital con-
verter (ADC).
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xc(t)
Ts
x[n]=xc(nTs)
Quantizer
x[n]~
Figure 2.1: Simpliﬁed diagram of the analog-to-digital conversion process
2.1.1 The Nyquist Sampling Theorem
The conversion process of xc(t) to a sequence x[n] = xc(nTs) represented in ﬁgure 2.1
can be mathematically stated as a modulation of the continuous-time signal xc(t) by a
periodic impulse train s(t) =
P1
n= 1 (t   nTs) with period Ts, where (t) is the Dirac
delta function, hence
x[n] = xc(nTs)s(t) =
1X
n= 1
xc(nTs)(t  nTs): (2.2)
Applying the Fourier transform [17] to equation (2.2) follows that the Fourier trans-
form of x[n] is the convolution product of the Fourier transform Xc(j2f) of xc(nTs) and
the Fourier transform S(j2f) of the periodic impulse train s(t):
X(j2f) =
1
2
Xc(j2f)  S(j2f) (2.3)
Since the Fourier transform of a periodic impulse train is [17]
S(j2f) =
2
Ts
1X
k= 1
(2f   k2fs); (2.4)
then
X(j2f) =
1
Ts
1X
k= 1
Xc(j2f   jk2fs); (2.5)
with fs the sampling frequency. Equation (2.5) states that the Fourier transform of the
sampled signal x[n] consists of periodic copies of the Fourier transform of the continuous
time signal xc(nTs) at the sampling frequency fs as represented in ﬁgure 2.2.
If the signal to be sampled contains frequencies above fN , i.e. if fN  fs=2, the copies
of X(j2f) overlap, so that the original signal is not longer recoverable due to an eﬀect
known as aliasing. The aliasing eﬀect is depicted in ﬁgure 2.3, where the signal xc(t) has
frequency components that overlap when sampled at fs.
Therefore, if the signal xc(t) is ideally band-limited to fN it can be sampled without
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f|X(2πf)|
fS0-fS -fN fN
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Figure 2.2: Fourier transform of an ideally band-limited signal x[n] to fN sampled at fs
f
|X(2πf)|
fS0-fS fN-fN
(log scale)
(log scale)
Figure 2.3: Fourier transform of x[n]. The new discrete-time signal has new frequency com-
ponents (shadowed areas) because of aliasing.
adding or losing information. This is the basis of the Nyquist sampling theorem,
stated as:
If xc(t) is a band-limited signal to fN . Then xc(t) is uniquely represented by the
sequence x[n] = xc(n=fs), n 2 Z if,
fN <
fs
2
: (2.6)
The frequency fN is known as the Nyquist frequency.
2.2 Quantization Process
After sampling the analogue input signal it is quantized in amplitude to a deﬁned number
of output values by the quantizer, a block diagram of a quantizer is depicted in ﬁgure 2.4.
A typical characteristic of an uniform ideal quantizer is shown in ﬁgure 2.5. It illus-
trates some features of quantizers:
i) according to the separation of the output levels, quantizers can be classiﬁed in two
groups:
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x[n]
Quantizer
x[n]~
Figure 2.4: Quantizer block diagram
0-FS +FS
0
-2
2
(N-1)
(N-1)
Figure 2.5: Typical characteristic of an ideal quantizer. The input signal x[n] is mapped into
diﬀerent output levels represented by ~x[n]
- uniform quantizers, the quantization levels are equally spaced, or
- nonuniform quantizers,
ii) depending on the input signal span they can be:
- bipolar, if the input signal has positive and negative values or
- unipolar,
iii) a N-bit quantizer has 2N output levels with the signal being assigned to 2N 1
intervals, thus the distance  between decision boundaries is
 =
FSR
2N
=
2  FS
2N
=
FS
2N 1
; (2.7)
where FSR is the input full-scale range (FSR=2FS, FS full-scale),
iv) the input signal of the quantizer should be in the FSR interval, otherwise the
quantizer is overloaded and the output is clamped to the maximum (or minimum)
output level (the overloaded regions are illustrated as shadows in ﬁgure 2.5),
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v) the diﬀerence between two adjacent output levels is one least signiﬁcant bit (LSB)
of 2N output levels, where N is the resolution in bits of the quantizer,
vi) the quantizer characteristic is non-linear and non invertible, since input amplitude
values that are within one input level produce the same output level,
vii) depending on the quantizer characteristic they can be classiﬁed in two types:
- mid-tread quantizer : if the output level ~x[n] = 0 occurs in the middle of the
ﬂat portion (depicted in ﬁgure 2.5).
- mid-rise quantizer : if the output level ~x[n] = 0 occurs at the edge of the level
transition.
The main feature of a mid-tread quantizer is that the quantizer has a zero output level,
thus there is no output oﬀset when the input signal is zero. This characteristic is usually
preferred. The main disadvantage is that to produce a symmetric transfer function the
number of output levels in mid-tread quantizers has to be odd. Since an odd number
is not a power of two, to accomplish a symmetrical output characteristic the number of
output levels has to be increased [17, 18].
2.2.1 Quantizer Linear Model
The process of quantization is deterministic and therefore an error signal e[n] is deter-
mined by the diﬀerence between the output ~x[n] and the input x[n] as
e[n] = ~x[n]  x[n]: (2.8)
The error signal e[n] is depicted in ﬁgure 2.6 for an uniform, bipolar mid-tread quantizer.
A simple model for the quantizer is depicted in ﬁgure 2.7. The output signal of the
quantizer ~x[n] can be written as
~x[n] = x[n] + e[n]: (2.9)
In this model the error signal e[n] is considered as an additive noise signal. To apply
the model some assumptions regarding the input and error signals have to be considered:
i) the input signal x[n] has to remain within the input range of the quantizer and to
change in large amounts so that the position in quantization levels is random, ii) the
error e[n] is uncorrelated with the input signal.
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Figure 2.6: Quantization error signal for a mid-tread quantizer
+
x[n]
e[n]
x[n]=x[n]+e[n]~
Figure 2.7: Lineal model for a quantizer
.
With these assumptions the error signal e[n] can be treated as a stochastic process
uniformly distributed within the range [ =2;=2] [17, 19, 20]; the ﬁrst-order probability
density function for the quantization error is shown in ﬁgure 2.8.
Pe (e)
e
1
Δ
- Δ
2
Δ
2
Figure 2.8: Probability density function of quantization error e[n]
Hence, e[n] can be considered as a white noise process with zero mean and variance
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equal to [17]:
e
2 =
2
12
; (2.10)
e[n] is commonly referred, in the literature, as quantization noise [17, 18].
Now it is possible to compute the degradation added by the quantization noise to the
signal using the signal-to-noise ratio (SNR). If the input signal has a variance (power)
equal to 2s , then the signal-to-noise ratio in decibels (dB) is:
SNR = 10 log

2s
2e

= 20 log

s
e

: (2.11)
Replacing equation (2.7) and (2.10) into equation (2.11),
SNR = 20 log
s


p
12

= 20 log
 s
FS

+ 6:02N + 4:77: (2.12)
If a sinusoidal signal of amplitude equal to full scale is applied to the quantizer; its
root-mean-squared (rms) value is FSp
2
, hence s = FSp2 . Replacing s in equation (2.12),
the signal-to-noise ratio in dB becomes:
SNR = 6:02N + 1:76; (2.13)
with N the resolution in bits of the quantizer. This equation gives the theoretical SNR for
a quantizer of N-bits resolution. Due to imperfections in the quantizer and its associated
circuitry, the practical SNR is lower than the theoretical value. Therefore, a new metric
is introduced to determine the practical resolution of the quantizer, the eﬀective number
of bits (ENOB), deﬁned as:
ENOB =
SNR  1:76
6:02
: (2.14)
2.2.2 Complete Analog-to-Digital Conversion Process
The complete analog-to-digital conversion process can be summarized as follows: samples
x[n] of the analog input signal xc(t) are taken at equally spaced intervals Ts, then the
quantizer takes these samples and produces the output ~x[n]. At the end, a coder translates
to a binary codiﬁcation, such as bipolar oﬀset binary, binary two’s complement [21], the
output signal ~x[n] of the quantizer to obtain a digital representation xB[n] of the analog
input signal xc(t). The complete process is shown in ﬁgure 2.9.
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xc(t)
Ts
x[n] x[n] xB[n]~
Figure 2.9: Analogue-to-digital conversion process
2.3 Sigma-Delta Analog-to-Digital Converters
Analog-to-digital converters (ADC) can be classiﬁed in two basic types:
- Nyquist-rate and
- Oversampled.
When an ADC samples a continuous-time signal at double of the highest frequency
component present on the signal is the case of Nyquist-rate ADCs. In other words, a
Nyquist-rate ADC samples a continuous-time signal band-limited to fB at a sampling
rate fs = 2fB, therefore the input signal can be reconstructed according to the Nyquist
theorem (see section 2.1.1). An oversampling ADC samples the same continuous-time
signal at a sampling rate fs  fB [4].
Integrating, ﬂash, pipeline and successive approximation converters belong, in general,
to the Nyquist-rate category, while sigma-delta converters belong to the oversampled
category.
Oversampling converters oﬀer several advantages over Nyquist-rate converters such
as relaxation on the anti-aliasing ﬁlter design, high resolution, low non-linearity and
quantization noise shaping [4, 18].
A simple diagram for a sigma-delta (-) analog-to-digital converter is presented in
ﬁgure 2.10. On it two main parts are distinguished: a) an analog part and b) a digital
part. The analog part consists of a - modulator which samples the analog input signal
at a high sampling rate, and the digital part, that consists of a digital low-pass ﬁlter (LPF)
followed by a decimator or compressor [17], has the task of down-sampling the output of
the modulator in order to reduce the signal bandwidth to the band of interest [4, 22].
2.3.1 Sigma-Delta Modulator
A basic scheme for a - modulator is shown in ﬁgure 2.11. The quantizer is preceded
by a block called loopﬁlter, the output of the quantizer y[n] is connected to a digital-to-
analog converter (DAC). Its output is then fed back to the input, where is subtracted
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Figure 2.10: Sigma-Delta analog-to-digital converter diagram
+ L
x[n]
-
y[n]
QuantizerLoopfilter
DAC
ΣΔ
Figure 2.11: Basic scheme of a sigma-delta modulator
from the input signal x[n] and this diﬀerence serves as input to the loopﬁlter. In general,
the loopﬁlter is designed to have high gain in the frequency band of interest and strong
attenuation outside this band, as consequence, the in-band quantization noise is strongly
attenuated.
The loopﬁlter illustrated in ﬁgure 2.11 can contain one or more integrators. The
order of the - modulator is given by the number of integrators inside the loopﬁlter,
i.e., a ﬁrst order - modulator contains one integrator in the loopﬁlter. The system of
ﬁgure 2.11 can be increased by adding more cascade loopﬁlters in order to obtain higher
order modulator and therefore to increase the process of noise shaping [4]. The Greek
letters  and  in the nomenclature of the modulator refer to the modulation process:
ﬁrst the subtraction () of the input with the last output and then, the summation ()
in the loopﬁlter.
2.3.2 First Order - Modulator
The ﬁrst order - modulator has one integrator in the loopﬁlter, a 1-bit quantizer and
a 1-bit DAC in the feedback loop as illustrated in ﬁgure 2.12.
Assuming an ideal integrator, an ideal 1-bit quantizer and a perfect operation of the
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x[n]
-
y[n]
Q
QuantizerLoopfilter
DAC
Figure 2.12: Block diagram of a ﬁrst order sigma-delta modulator
DAC. Replacing the quantizer by its linear model, the output signal y[n] is
y[n] = x[n] + e[n]  e[n  1]: (2.15)
Applying the z -transform [17] to equation (2.15) the output of the modulator in the
z -domain becomes:
Y (z) = X (z) +
 
1  z 1E (z) ; (2.16)
and the z -domain model of the ﬁrst order modulator is depicted in ﬁgure 2.13 A more
+ +
z-1
E(z)
z-1
-
X(z) Y(z)X
1
(z)
Figure 2.13: Z-domain model of a ﬁrst order sigma-delta modulator
general expression to represent the modulator model is [4]:
Y (z) = STF (z)X (z) +NTF (z)E (z) ; (2.17)
where STF (z) is called the Signal Transfer Function and NTF (z) is called the Noise
Transfer Function. In this case the STF (z) is equal to 1 and the NTF (z) is equal to
(1  z 1).
The last term in equation (2.16) is a ﬁltered version of the quantization noise Q (z) =
(1  z 1)E (z). In order to quantify the ﬁltering process of the sigma-delta modulator,
is useful to ﬁnd the Power Spectral Density (PSD) of Q(z). By setting z = ej2
f
fs the
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PSD is
Sq(f) =

2 sin


f
fs
2
| {z }
NTF

e
j2
f
fs
2
Se(f); (2.18)
where fs is the sampling rate and Se(f) is the 1-sided PSD of the quantization noise e[n].
Figure 2.14 depicts the frequency response of the NTF. It is clear to see that the
NTF has a high-pass frequency response, therefore the quantization noise is attenuated
at lower frequencies while it is ampliﬁed at higher frequencies.
Normalized frequency (f/fs)
0 0.5
0
2
4
|N
T
F
|2  
Figure 2.14: Frequency response of the Noise Transfer Function of a ﬁrst order sigma-delta
modulator
This ﬁltering process is named noise shaping, and it is the main advantage of the
sigma-delta modulation. Since the - modulation is based on oversampling, the fre-
quency band-of-interest is close to zero frequency where the amount of quantization noise
is reduced by the ﬁltering process of the NTF of the modulator. Thus, the oversampling
ratio (OSR) can be introduced as the ratio between the maximum input signal frequency
fB and the frequency fs=2
OSR =
fs
2fB
: (2.19)
Integrating Sq between 0 and fB, an approximated value of the noise power 2q , in the
frequency band of interest, can be obtained. Assuming OSR  1:
2q =
Z fB
0
Sq (f) df  
22e
3(OSR)3
: (2.20)
As expected, increasing the OSR decreases the in-band noise. Using equation (2.11)
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in combination with equation (2.20) the SNR in dB is
SNR = 20 log

s
e

+ 10 log

3
2

+ 30 log(OSR): (2.21)
Therefore, doubling the OSR in a ﬁrst order - modulator increases the signal-
to-noise ratio by 9 dB and the eﬀective number of bits is increased by 1.5 bits (see
equation (2.14)).
2.3.3 Second Order - Modulator
The second order - modulator can be constructed adding another integrator and a
feedback path to the ﬁrst order - modulator as shown in ﬁgure 2.15.
+ +
z-1
z-1
-
X(z) Y(z)X
1
(z)
+
z-1
E(z)
X
2
(z)
+
-
Figure 2.15: Second order - modulator
In the z -domain, the linear model for the second order - modulator can be ob-
tained using the additive noise model for the quantizer (see ﬁgure 2.7) and is depicted in
ﬁgure 2.16.
+
z−1
−
X(z) Y(z)
+
−
z
z−1
z
z−1 +
E(z)
Figure 2.16: Z-domain linear model of a second order sigma-delta modulator
Doing the same analysis as for the ﬁrst order - modulator, the output Y (z) of the
linear model is:
Y (z) = X (z) +
 
1  z 12E (z) : (2.22)
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As for the ﬁrst order modulator, the STF (z) = 1, but now theNTF (z) = (1  z 1)2 is
the ﬁrst order NTF squared, thus the attenuation at lower frequencies of the quantization
noise increases.
Following the same steps as for the ﬁrst order modulator, the noise power in the
frequency band of interest can be estimated as
2q =
Z fB
0
Sq (f) df  
42e
5(OSR)5
: (2.23)
In comparison with the in-band noise power of the ﬁrst order modulator, doubling
the OSR increases the SNR by 15 dB and hence the eﬀective resolution is increased by
2.5 bits. A visual comparison of both noise transfer functions is presented in ﬁgure 2.17.
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Figure 2.17: Comparison of the ﬁrst and second order Noise Transfer Functions
2.3.4 Other Second Order Structures
Other structures for a second order modulator exist [4]. A useful structure, which is used
in the ADC [23] of this work, is the Silva-Steensgaard modulator [4, 24, 25] shown in
ﬁgure 2.18. Its main features are:
1. the circuit has a feed-forward path from the input to the quantizer,
2. the feedback signal to the input only contains the shaped quantization noise,
3. the second integrator delivers a delayed quantization noise signal which can be used
as input to a next modulator in multi-stage structures.
17
+-
X(z)
Y(z)
E(z)
1
z-1
1
z-1 +
X1(z) X2(z)
2
X3(z)
DAC
Figure 2.18: Silva-Steensgaard second order sigma-delta modulator
The modulator output Y (z) is
Y (z) = X (z) +
 
1  z 12E (z) (2.24)
again the STF = 1 and the NTF = (1  z 1)2.
The output of the ﬁrst integrator X1 (z) is
X1 (z) =  
 
1  z 1 z 1E (z) : (2.25)
The output of the second integrator X2 (z) is
X2 (z) =  z 2E (z) (2.26)
which is the quantization noise E(z) delayed by two samples. Then, X2(z) can be used
as input for noise cancelling topologies [4].
And, the input to the quantizer X3 (z) is
X3 (z) = X (z) + 2X1 (z) +X2 (z) = X (z)  z 1
 
2  z 1E (z) : (2.27)
2.3.5 Multi Stage - Modulator
To increase the SNR, and thus the eﬀective resolution, by means of raising the modulator
order is only possible to a certain level due to stability and dynamic range considerations.
Owing to this reason a diﬀerent strategy, based on noise cancellation instead of noise
ﬁltering, is adopted.
Noise cancellation is accomplished by using multiple stages cascaded systems for the
modulator  known as multi-stage noise-shaping (MASH)  [4]. A 3-stage cascading
system is depicted in ﬁgure 2.19.
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Figure 2.19: 3-stage MASH topology block diagram
The output X1(z) of the ﬁrst modulator is
X1(z) = STF1(z)X(z) +NTF1(z)E1(z); (2.28)
where STF1(z) and NTF1(z) are the signal transfer function and noise transfer function,
respectively, of the modulator 1. As shown in ﬁgure 2.19, the quantization noise E1(z)
of the ﬁrst stage is fed to the second stage, modulator 2. Doing the same analysis for the
second stage its output X2(z) can be written as:
X2(z) = SFT2(z)E1(z) +NTF2(z)E2(z): (2.29)
Also, the quantization noise of the second stage E2(z) is fed to the next stage and thus,
the output X3(z) of the third stage can be expressed as:
X3(z) = SFT3(z)E2(z) +NTF3(z)E3(z); (2.30)
and the output Y (z) becomes:
Y (z) = H1(z) [STF1(z)X(z) +NTF1(z)E1(z)]
  H2(z) [STF2(z)E1(z) +NTF2(z)E2(z)]
+ H3(z) [STF3(z)E2(z) +NTF3(z)E3(z)] : (2.31)
The ﬁlters H1(z), H2(z) and H3(z) are designed to cancel the quantization noise of
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the overall process. The cancellation conditions [4] are
H1(z)NTF1(z) H2(z)STF2(z) = 0
H2(z)NTF2(z) H3(z)STF3(z) = 0: (2.32)
Under these constraints E1(z) and E2(z) are cancelled, thus the output Y (z) becomes
Y (z) = STF1(z)H1(z)X(z) +NTF3(z)H3(z)E3(z): (2.33)
Using equation (2.32) to ﬁnd H3(z), the output Y (z) can be rewritten as
Y (z) = STF1(z)H1(z)X(z) +

H1(z)NTF1(z)NTF2(z)NTF3(z)
STF2(z)STF3(z)

E3(z): (2.34)
Therefore, under ideal conditions, the quantization noise of the ﬁrst two stages is
cancelled, while the quantization noise from the third modulator is ﬁltered by the product
of the three NTF’s.
The main advantages of the topology are:
 the remaining error at the output is the quantization error E3(z) ﬁltered by the
product of the three noise transfer functions,
 it often allows to use multi-bit quantizers in the intermediate stages,
 no harmonic distortion of the input signal is generated in the intermediate stages,
since the input of the intermediate stages contains quantization noise rather than
the input signal.
However, the quantization noise cancellation is not perfect due to mismatches between
the transfer functions of the modulators NTFk(z), STFk(z) and the transfer functions of
the digital ﬁlters Hk(z). As a consequence, the theoretically predicted SNR performance
cannot be achieved.
Generally, ADCs of this topology are designed using second order modulators. Thereby
the noise performance of a fourth order modulator can be achieved using second order
modulators without the stability problems present in high order modulators. A complete
coverage of this topic can be found in reference [4].
2.3.6 Decimation Filters
As has been presented, the main characteristic of a - modulator is to attenuate the
quantization noise at low frequencies. This attenuation however ampliﬁes the quantiza-
tion noise at high frequencies (see ﬁgures 2.14 and 2.17).
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To be useful as ADCs, the out-of-band noise has to be removed by digital ﬁltering,
then the ﬁltered output signal has to be downsampled or decimated [17, 22] to the Nyquist
sampling frequency 2fB, where fB is the highest frequency component to be sampled by
the ADC. The requirements are a digital low-pass ﬁlter (LPF) with a nearly ﬂat frequency
response in the signal band [0,fB] and a high attenuation in the band (fB, fs=2]. In general
these are satisﬁed by using low-pass digital ﬁlters implemented as Sinc, brick-wall, comb
or ﬁnite impulse response (FIR) [22].
Usually more than one ﬁlter stage is used, commonly between two or three stages, de-
pending on the resolution requirements [4]. The decimation process is stated in ﬁgure 2.20
for a two-stage approach.
LPF
1
M
1
 fs
 M
1
 fs
   fs
 M
1
M
2
x[n] x
1
[n]=x[nM
1
] x
2
[n]=x
1
[nM
2
]
M
2
LPF
2
Figure 2.20: A two-stage decimation ﬁlter
The decimation process can be described as follows: the input signal or sequence x[n]
enters the ﬁrst stage at a frequency equal to fs, where it is ﬁltered by the low-pass ﬁlter
LPF1 in order to avoid aliasing and then it is "re-sampled" at a frequency f1 = fs=M1.
The new output sequence is
x1[n] = x[nM1]: (2.35)
This new sequence x1[n] reaches the second stage where it is ﬁltered by the low-pass
ﬁlter LPF2 to prevent aliasing, and re-sampled at a sampling rate f2 = f1=M2. Therefore,
the new output sequence x2[n] is a representation of the input sequence x[n] at a lower
sampling rate f2 =
fs
M1M2
or
x2[n] = x1[nM2] = x[nM1M2]: (2.36)
As a consequence of the decimation process the output x2[n] has a bandwidth M1M2
lower than the original bandwidth of x[n], as expressed by the relation
f2 = 2fB =
fs
M1M2
: (2.37)
Then, OSR = M1M2. Figure 2.21 illustrates the decimation ﬁlters eﬀects on a ﬁrst order
-modulator. The output signal bandwidth is reduced to fB. The in-band quantization
noise is attenuated by the ﬁltering process, as shown in the shadowed area in ﬁgure 2.21.
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Figure 2.21: Example of a decimation process on the Noise Transfer Function
2.4 The Sigma-Delta ADC Used in this Thesis
The internal conﬁguration of the - ADC used in this thesis is depicted in Figure 2.22.
It consists of a 3-stage (2-2-0) MASH architecture (the numbers in parentheses refer to
the orders of the individuals modulators).
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Figure 2.22: Internal structure of the - ADC from [23]
The ﬁrst and second stages employ feed-forward topology based on the Silva-Steensgaard
structure. The second stage is also based on the same structure but the designers have
spread the zeros of the NTF in order to minimize the quantization noise when setting a
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lower OSR. And, the third stage is a ﬂash ADC [23].
The - ADC has a 3-stage decimation ﬁlter. The ﬁrst stage reduces the sampling
rate by 4. The second stage can be programmed to reduce the sampling rate even further,
from 2 to 32. And, the third stage can be bypassed or reduces the sampling rate further
by 2. As consequence, programming the maximum decimation rate for all decimation
ﬁlter an OSR = 256 can be achieved. In addition, the coeﬃcients of the decimation ﬁlter
of the third stage can be programmed by the user.
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Chapter 3
System Description
This chapter describes the diﬀerent modules of the sampling system. The performance of
the system is limited by the accuracy and deviations of its components, thus a description
of how these deviations introduce errors in the overall system performance are illustrated.
Finally, the spectrum of a sampled signal is presented which shows the inﬂuence of the
system elements to the overall performance.
3.1 Sampling System Description
Sigma-Delta analog-to-digital converters have recently become more attractive for high
precision sampling applications due to their improved characteristics, such as: low-noise,
high resolution and low non-linearity [4]. A previous evaluation of such a device, carried
out at PTB, conﬁrmed their feasibility for high-grade metrology applications [5, 26]. As a
result, a sampling system based on - ADC has been designed, which incorporates the
expertise obtained in such investigations. This system is made up of six main modules, i)
the input buﬀer, ii) the fully diﬀerential ampliﬁer plus anti-aliasing ﬁlter, iii) the ADC,
iv) the voltage reference, v) the sampling clock and vi) the ADC control unit. Figure 3.1
depicts the block diagram of the sampling system and a photograph of the front view of
the sampling system is shown in ﬁgure 3.2. Each module is described in the following
sections.
3.1.1 Sigma-Delta Analog-to-Digital Converter
The sampling system is based on a commercially available - ADC with 24-bit resolu-
tion, the AD7763 designed by Analog Devices [27]. Its main characteristics are: 1) it uses
a multibit - modulator, 2) it has a wide bandwidth up to 250 kHz, 3) it has a cascade
of three stages low-pass digital ﬁnite impulse response (FIR) ﬁlters with programmable
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Figure 3.1: Sampling system block diagram composed by: i) Input buﬀer, ii) Anti-aliasing ﬁlter
and fully diﬀerential ampliﬁer (FDA), iii) 24-bit - ADC, iv) Voltage reference, v) Sampling
clock module, and vi) ADC control unit.
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Figure 3.2: - sampling system front view
decimation rates from 32 to 256. The last ﬁlter stage coeﬃcients can be programmed
by the user or left with the default coeﬃcients. 4) The achievable SNR is 112 dB at an
equivalent sampling rate of 78 kHz and a decimation rate of 256 (this is equivalent to
a Nyquist data converter of 18 bit resolution), 5) the modulator input is fully diﬀeren-
tial and 6) the digital output front-end is serial allowing the synchronization of multiple
devices [27].
The ADC input range is determined by the voltage reference. For example, with a
voltage reference of nominal value 4.096 V, the ADC input range is 1.6384 V peak around
a common-mode voltage of 2.048 V [27].
The ADC was mounted on a four layer printed circuit board (PCB) following the rec-
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ommendations given by the manufacturer in order to reach high resolution and accuracy.
The PCB was divided into four sections: i) the analog input and the ADC, ii) the voltage
reference, iii) the clock signal input and iv) digital signals and interface. The ADC and
analog input share a ground plane. Two separated ground areas were destined for the
digital interface and the clock signal input. Figure 3.3 shows a photograph of the four
layer PCB.
Figure 3.3: Photograph of the PCB of the ADC. The main parts are labeled: the - ADC,
the voltage reference circuit, the fully diﬀerential ampliﬁer (FDA), the clock signal input, the
digital output and the analog input
The voltage reference circuitry was mounted on an external two layer PCB in order
to decouple interference and noise from the ADC. This PCB was piggybacked close to
the ADC voltage reference input pin as shown in ﬁgure 3.3.
Additionally, to avoid coupled interference from the digital circuits, digital signal
isolators were used on the sampling clock input, data and status outputs of the ADC
chip.
The schematic circuits of the - ADC are depicted in ﬁgure B.1 to ﬁgure B.4.
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3.1.2 Fully Diﬀerential Ampliﬁer and Anti-aliasing Filter
The ADC input stage requires a positive fully diﬀerential signal. As a consequence, a
previous stage is needed to adjust the signal amplitude to the ADC input voltage, to shift
the DC level of the input signal to the common voltage required by the ADC (usually
the half of the voltage reference) and to ﬁlter the signal to avoid aliasing. This signal
conditioning can be performed by means of a fully diﬀerential ampliﬁer.
A fully diﬀerential ampliﬁer (FDA), the THS-4521 from Texas Instrument [28] was
used for conditioning the output diﬀerential signal of the input buﬀer to the requirements
of the - input modulator. Figure 3.4 shows the schematic circuit of the FDA and the
PCB is illustrated in ﬁgure 3.3 labeled as FDA. First, the gain of the FDA was set to a
nominal value of 0.4, so that the signal was attenuated to have an input range of 2.048 V
(FSR=4.096 V). High precision surface mounted resistors were used for this purpose [29].
Then, the signal was shifted to positive values centering them at the half of the voltage
reference value (2.048 V). Therefore, the common mode voltage (VCM) input pin of the
FDA was connected to the corresponding Vref=2 output of the voltage reference circuitry.
The FDA was also conﬁgured as a low-pass ﬁlter by adding a capacitor Cf in parallel
with the feedback resistor Rf , as depicted in ﬁgure 3.4. The cut-oﬀ frequency of this
ﬁlter is 398 kHz. A second low-pass ﬁlter was added at the output of the FDA formed
by Rs and Cs, the cut-oﬀ frequency of this ﬁlter is 2.65 MHz. As a result, both ﬁlters
conform a double real pole low-pass ﬁlter. In addition, the resistor Rs also isolates the
FDA from the capacitive load of the ADC input stage.
FDA
R1
R1 Rs
RsRf
Rf
Cf
Cf
Cs
+
- +
-Vip(t)
Vin(t) Vop(t)
Von(t)
VCM
THS4521
Figure 3.4: Block diagram of the fully diﬀerential ampliﬁer
Diﬀerential signals have some advantages over unipolar signals, such as: a) the immu-
nity to noise is increased provided that the transport wires and paths are kept as short as
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possible, b) because of the change in phase of the output diﬀerential, the dynamic range
is increased by a factor of 2 over a single-ended output for the same voltage swing, c) a
diﬀerential output ideally removes even harmonic products introduced by the ampliﬁer.
A general introduction to fully diﬀerential ampliﬁers can be found in reference [30] and
for the special application on this thesis in references [31, 32]. The electrical circuit is
depicted in ﬁgure B.6.
3.1.3 Input Buﬀer
The system was designed to sample single-ended bipolar signals. As introduced in the
previous sections the ADC requires a positive diﬀerential signal. The level conditioning is
performed by the FDA as described above. Sometimes, the performance of such ampliﬁers
is not good enough for high accuracy application and a prior signal conditioning stage is
required. Consequently, an input buﬀer was included.
The single-ended bipolar signal at the input of the system to be sampled is converted
to a diﬀerential signal by means of an input buﬀer with nominal gain  1. This diﬀerential
output signal of the input buﬀer is then fed to a fully diﬀerential ampliﬁer for scaling,
anti-aliasing ﬁltering and DC level shifting, and further directed to the - modulator
input.
The input buﬀer is a cascade of two ampliﬁers. The ﬁrst stage is a follower ampliﬁer
(G=1) and the second stage is an inverter ampliﬁer (G=-1). Both of them are composite
ampliﬁers, as detailed below. Figure 3.5 shows a simpliﬁed block diagram of the input
buﬀer. Figure 3.6 illustrates the PCB.
follower
inverter
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Vop(t)
Von(t)
GND
HI
LO
R3 R2
R1
AD8675
AD8033
AD8033
AD8675
R4 R5
-
-
-
-
+
+
+
+
Figure 3.5: Simpliﬁed block diagram of the input buﬀer
Composite ampliﬁers are preferred in high precision applications because, in general,
a single operational ampliﬁer is not enough to accomplish high performance. A composite
ampliﬁer is made up of two (or more) operational ampliﬁers so that the performance of
the ampliﬁers are combined. For example, one operational ampliﬁer with very good input
characteristics (high precision, low noise, low oﬀset) is combined with another operational
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Figure 3.6: Input Buﬀer PCB
ampliﬁer with very good output characteristics (high speed, high power) [33, 34]. The
input buﬀer combined the good DC characteristics of the operational ampliﬁer AD8675
[35] with the good AC characteristics of the AD8033 [36].
Another important characteristic is the input impedance of the system. The input
impedance of the FDA circuit is 1 k
. Owing to this low input impedance may produce
a loading error, the input buﬀer increases the input impedance of the system to 10 M

minimizing this loading error.
3.1.4 Voltage Reference
The ADC converts a continuous-time signal to a discrete-time signal by comparing the
input signal voltage at a time t = Ts, Ts sampling time, with the voltage value of its
voltage reference. Therefore, the performance of the voltage reference is one of the main
limitations in the overall system performance, due to the fact that the accuracy of the
conversion process is determined by the accuracy of the voltage reference. As a conse-
quence, a low-noise and low-drift voltage reference was selected, the VRE105CA from
Thaler Corporation [37].
The voltage reference circuit was composed of a resistive voltage divider with three
surface mounted resistors (series SMR1D [29]) to reduce the output voltage from 5 V to
4.096 V as required by the ADC. A low pass ﬁlter with a cut-oﬀ frequency of 7 Hz is
added to reduce the low frequency noise of the voltage reference integrated circuit (IC).
This ﬁlter is a bootstrapping conﬁguration in order to reduce errors due to leakage current
as described in reference [38]. Figure 3.7 shows a block diagram of the voltage reference
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circuit and the voltage reference PCB can be seen at the lower left corner of ﬁgure 3.3.
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Figure 3.7: Block diagram of the voltage reference circuit
A buﬀer was added at the output of the low-pass ﬁlter in order to deliver current to
the ADC and to avoid loading the voltage reference IC directly. A low-noise operational
ampliﬁer, the AD8675 [35] is used. A zero-drift operational ampliﬁer, the AD8628 [39],
stabilizes the thermal drift of the AD8675.
The circuit has an additional output to provide the common mode voltage VCM=
Vref
2
to the FDA. For this purpose, an integrated resistive voltage divider of two resistors with
equal nominal values 10 k
 and a zero-drift buﬀer were included. The schema of the
electrical circuit is illustrated in ﬁgure B.5.
3.1.5 Sampling Clock Module
The ADC requires an external, low time jitter clock signal. Therefore, the system was
provided by an external clock module based on Direct Digital Synthesis [40]. The par-
ticular module used in this thesis was based on reference [41] where a commercial Direct
Digital Synthesizer (DDS) device was studied as clock source for sampling systems.
The sampling clock module employs a Direct Digital Synthesizer (DDS) to provide
the sampling clock frequency fMCLK to the - ADC. The DDS output frequency is
set by a microcontroller from 1 MHz to 20 MHz with a resolution of 48-bits which is
equivalent to a resolution in frequency of  0:5Hz.
The requirements of the sampling clock are stability in frequency and low time jitter.
The maximum allowable time jitter for an oversampling ADC is given by [27]:
tj(rms) 
p
OSR
2  fIN  10SNR(dB)20
(3.1)
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where: OSR is the oversampling ratio, SNR is the target signal-to-noise ratio and fIN is
the maximum signal frequency. For instance, input signals up to 2 kHz are sampled with
a target SNR = 120 dB and OSR = 256, the time jitter has to be:
tj(rms) 
p
256
2  2000  10 12020 = 1:27 ns
For the device used in this thesis, the AD9852 from Analog Devices [42], the peak-to-peak
time jitter has been measured to be less than 400 ps [41]. The PCB of the clock module
is depicted in ﬁgure 3.8.
Figure 3.8: Sampling clock module PCB. The layout and the circuit were based on reference
[41]
In high performance and high accuracy applications it is of utmost importance to
synchronize the sampling system with the signal generator to be measured as described
in [43] in order to fulﬁll the conditions for coherent sampling and to avoid spectral leakage
when computing the discrete Fourier transform on the sampled data, i.e.
fs
f
= J with
J a positive integer number, where fs is the sampling rate and f is the signal frequency.
Thus, an optical coupler was added to provide the system with an external clock input
to allow synchronization.
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3.1.6 - ADC Control Unit
The ADC readouts have to be sent to a personal computer for further processing and
analysis. To accomplish this task a universal hardware was included to gather the ADC
data, to store them in a buﬀer prior to be sent to computer, and to conﬁgure the ADC.
This hardware was previously designed for such applications and is described in reference
[44]. A photograph of the ADC Control Unit is shown in ﬁgure 3.9.
Figure 3.9: - ADC Control Unit. The USB-Modul hardware from reference [44] and the
adapter to connect the ADC PCB to the USB-Modul
The - ADC control unit was programmed in Verilog hardware description language
(Verilog-HDL) on a complex programmable logic device (CPLD) and consists of three
state machines. One state machine converts the - ADC’s data stream from serial to
parallel and stores the data stream in the memory buﬀer (MEM on ﬁgure 3.1) before
being sent to the host computer over USB for further analysis. The memory buﬀer allows
storing up to 524288 samples, each of them of 32 bits long. A second state machine
outputs the sampled data through a universal-serial bus interface (USB). At start-up,
the third state machine conﬁgures the - ADC decimation rate to the maximum value
of 256 and the operating mode to normal mode with which the best performance of the
ADC is achieved [27].
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3.2 Sources of Errors
Any deviations and/or mismatches on the components of the diﬀerent modules, such
as ampliﬁers, resistors, capacitors, may degrade the performance and accuracy of the
sampling system. These deviations and/or mismatches are considered as source of errors
and are described in this section.
The main sources of errors in the system are located in:
- the input buﬀer and the fully diﬀerential ampliﬁer,
- the - ADC,
- the voltage reference and
- the sampling clock module.
3.2.1 Sources of Errors in the Input Buﬀer and
Fully Diﬀerential Ampliﬁer
In ampliﬁers, errors are classiﬁed in two groups: i) DC and ii) AC errors. DC errors
remain constant while AC errors are frequency-dependent. The most important errors
of the ﬁrst group are the input oﬀset voltage and the input bias current. Whereas AC
errors degrade the ampliﬁer AC performance such as the common-mode rejection ratio,
the open loop gain and the slew rate. Analysis of these errors is well described in the
literature and is outside of the scope of this thesis.
In an ideal case, neither the input buﬀer nor the FDA produce any distortion, therefore
the output signals (Vop(t)) and (Von(t)) are balanced in gain and phase. Hence, both of
them are equal in amplitude and have a phase shift of exactly  radian as ﬁgure 3.10
illustrates.
When designing ADC front-end special considerations have to be taken into account
[45, 46]. Mismatches in the circuit components may produce gain and phase deviations
between the direct and the inverted signals. These deviations will distort the output signal
which is then sampled by the ADC. To illustrate the eﬀects of these deviations consider
the input buﬀer and the FDA as a single stage, as ﬁgure 3.11 shows. For simplicity in
the analysis a symmetrical third order polynomial transfer function h(t) is considered as
h (Vi(t)) = a0 + a1Vi(t) + a2V
2
i (t) + a3V
3
i (t): (3.2)
If a sinusoidal signal Vi(t) = A0 sin(!t) is applied to the input, it is converted into a
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pair of signals, Vop(t) and Von(t) of the form:
Vop(t) = GpA0 sin(!t) (3.3a)
Von(t) = GnA0 sin(!t   + ') ; (3.3b)
where Gp = Vop(t)=Vi(t) is the non-inverting stage gain and Gn = Von(t)=Vi(t) is the
inverting stage gain. Then, the diﬀerential output Vod(t) is:
Vod(t) = Vop(t)  Von(t) = GpA0 sin(!t) GnA0 sin(!t   + '): (3.4)
In the case of gain balance (Gp = Gn = G) and phase balance (' = 0) the diﬀerential
output Vod(t) becomes:
Vod(t) = 2 sin (!t)

3 a3 A
3
4
+ Aa1

  a3 A
3 sin (3!t)
2
; (3.5)
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with A = GA0. As equation (3.5) shows, the even order harmonic components are
canceled while the odd order harmonic components remain (the third harmonic in this
case).
In real cases gain and phase deviations exist. Analyzing the system when there are
gain and phase deviations, the diﬀerential output Vod(t) becomes:
Vod(t) =
a2
2
(A21   A22)
+

a1A1 +
3
4
a3A
3
1

sin(!t) +

a1A2 +
3
4
a3A
3
2

sin(!t+ ')
+
a2A
2
2
2
cos(2!t+ 2')  a2A
2
1
2
cos(2!t)
  a3A
3
2
4
sin(3!t+ 3')  a3A
3
1
4
sin(3!t) ; (3.6)
where A1 = GpA0 and A2 = GnA0.
Equation (3.6) shows that an oﬀset voltage and a second harmonic will be present at
the output signal.
Figure 3.12 depicts a simulated output signal spectrum for an input signal of am-
plitude equal to 1 V and frequency of 1 kHz. Figure 3.12(a) shows the case when the
output signals are balanced in amplitude and phase while ﬁgure 3.12(b) illustrates when
the output signal has 1 dB of amplitude imbalance and ' = 0:0873 radian of phase
imbalance.
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Figure 3.12: Simulated output signal spectra in balance and imbalance conditions for an input
signal of 1 V amplitude and frequency of 1 kHz
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3.2.2 Sources of Errors in the ADC
In - ADCs, the sources of errors mainly arise from the ﬁrst integrator of the -
modulator, apart from the topology and the architecture [4, 12, 18, 47].
The sources of errors can be divided into two categories: intrinsic noise and component
non-idealities. Intrinsic noise is inherent to electronic devices, such as ampliﬁers 1=f
noise and thermal noise. Component non-idealities include mismatches in capacitors and
operational ampliﬁers gain errors [12, 47, 48].
As the - ADC is built with switched capacitors technique the integrator is aﬀected
by: i) ﬁnite open-loop gain, ii) mismatched capacitors and iii) limited bandwidth and
slew rate. The ﬁrst two groups produce distortion and deviations in the output signal
of the ADC alike the input buﬀer and the FDA. Therefore, to estimate the inﬂuence of
these errors on the performance of the ADC the same analysis performed when analysing
the input buﬀer and the FDA can be applied in this case. In addition, ﬁnite open-loop
gain increases the noise in the frequency band of interest.
The third group may be interpreted as a non-linear gain [49], therefore these errors
produce harmonic distortion reducing the performance of the - modulator.
Moreover, a multi-bit topology has a multi-bit quantizer, therefore a multi-bit DAC
is required in the feedback loop, as a consequence any non-linearity in the output signal
of the DAC is directly added to the input signal to the modulator. As a consequence,
special care in the design of the ﬁrst modulator DAC in a multi-bit topology has to be
taken into account [4, 47].
An analysis of the modulator is very complex to do analytically. Many authors have
done the error and distortion analysis by behavioral modeling and simulation [12–14, 47–
51]. Similar procedures are followed in this section by starting the analysis of component
non-idealities, then the intrinsic noise is analyzed, following with the ﬁnite bandwidth
and slew rate, and ending with the analysis of the - ADC input impedance.
3.2.2.1 Component Non-Idealities
In order to illustrate errors due to component non-idealities in the - ADC’s ﬁrst
stage a numerical simulation was performed. This simulation was carried out using ﬁnite
diﬀerence equations. The ideal integrators in the - ADC ﬁrst stage were replaced by
real integrators as shown in ﬁgure 3.13(a).
The transfer function of an ideal integrator is depicted in equation (3.7a) while equa-
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tion (3.7b) shows the transfer function of a real integrator.
Hideal(z) =
1
z   1 (3.7a)
Hreal(z) =
1=d
(gd) 1z   1 (3.7b)
Figure 3.13 shows the z -domain linear model for the real modulator used in the
simulation.
+ g z-1
d
(a) Block diagram for a real integrator
+
-
X(z)
Y(z)
1/d
(g d)-1 z -1
1/d
(g d)-1 z -1
+
X1(z) X2(z)
2
X3(z)
DAC
+
E(z)
(b) Linear model for the ADC ﬁrst modulator using real integrators
Figure 3.13: Z-domain linear model for the ADC ﬁrst modulator using real integrators
The simulated input signal of the modulator was a sinusoidal waveform with an am-
plitude equal to 40 % of the ADC full scale with frequency of 1 kHz, to not overload
the modulator. The sampling rate was 16384 kHz and the integrator gain factors were
g = d = 0:985 and g = d = 0:99999 for the ﬁrst and the second integrators, respectively,
these values have been arbitrarily chosen close to 1 to emphasize gain deviation in real
integrators.
Figure 3.14 compares the frequency spectra at the output of the real modulator,
considering ﬁnite open-loop gain, and at the ideal modulator.
As expected, the real modulator increases noise at low frequencies and adds harmonic
distortion. These noise and distortion may be fed to next stages in the ADC and may
appear at the digital output.
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Figure 3.14: Simulated output spectra of the - ADC AD7763 ﬁrst stage. In the case of
a real integrator the noise in the low frequency range is higher than in the case of an ideal
integrator
3.2.2.2 Intrinsic Noise
Intrinsic noise is generated internally in the device. Since the ADC is based on switched-
capacitor technology, one source of noise is referred as switches thermal noise which is
generated by the ﬁnite resistance of the switches. A second source of intrinsic noise is
the ampliﬁers 1/f noise.
Intrinsic thermal noise has a white spectrum and a wide band limited by the time con-
stant of the switched-capacitors or by the bandwidth of the device ampliﬁers. Modeling
the input sampling switch as a series resistor with resistance Ron generating a thermal
noise v2n = 4kTRonf , where k is the Boltzmann’s constant, T is the absolute tempera-
ture and f the bandwidth. The noise v2n is sampled at the capacitor Cs at the sampling
rate fs as shown in ﬁgure 3.15
C
s
R
on
v
2
n
f
s
to
modulator
Figure 3.15: Simpliﬁed model of the input sampling capacitor
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The total noise power e2T can be estimated by evaluating the integral [47]
e2T =
1Z
0
4kTRon
1 + (2fRonCs)
2df =
kT
Cs
: (3.8)
Since the ADC has a bandwidth equal to fs=2, the noise power is aliased to the band
from 0 to fs=2, the resulting noise spectrum is white with a spectral density
S(f) =
2kT
fsCs
: (3.9)
As the ADC employs a double sampling technique [23] the thermal noise is sampled
twice, so that the spectral density results in
S(f) =
4kT
fsCs
: (3.10)
Intrinsic thermal noise will increase the noise ﬂoor of the ideal modulator. Thus, the
noise level depicted in ﬁgure 3.14 is expected to increase.
3.2.2.3 Finite Bandwidth and Slew Rate
Finite bandwidth and slew rate will produce harmonic distortion [48–50]. To show these
eﬀects a simulation was performed assuming a sinusoidal input signal with frequency
1 kHz and amplitude 40 % of the ADC full scale. Because there is no information of
the bandwidth and the slew rate of the ADC in the datasheet, these parameters were
arbitrarily chosen. In order to point out the harmonic distortion two set of parameters
were used. They are presented in table 3.1.
Table 3.1: Parameters used in the simulation of ﬁnite bandwidth and slew rate
- Modulator Parameter Values
Set 1 Set 2
Bandwidth (BW) 200 MHz 200 MHz
Slew rate (SR) 14.5 V=s 150 V=s
CS 1 pF 1 pF
Figure 3.16 plots the simulated output spectrum of the modulator including thermal
noise, ﬁnite bandwidth and slew rate. It is possible to observe that thermal noise in-
creases the noise ﬂoor at low frequencies, while the slew rate in conjunction with the
ﬁnite bandwidth produce harmonic distortion (ﬁgure 3.16(a)). Increasing the slew rate
parameter from 14.5 V=s to 150 V=s (a value within the typical range of 100-300 V/s
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for some - modulators [12]) improves the harmonic distortion as can been seen in
ﬁgure 3.16(b).
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Figure 3.16: Simulated output signal spectrum of the AD7763 ﬁrst modulator including ther-
mal noise, ﬁnite bandwidth and slew rate
3.2.2.4 Input Impedance
Another source of error in the ADC is the ﬁnite input impedance. Based on the analysis
performed in [47] and in the - ADC datasheet [27] the input stage can be modeled as in
ﬁgure 3.17. CIN represents the equivalent input capacitance, CSC the equivalent sampling
capacitors and Req and Ceq, the equivalent output impedance of the FDA (see ﬁgure 3.4).
CIN and CSC in conjunction with Req and Ceq form a low-pass ﬁlter. Usually Ceq  CSC ,
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Figure 3.17: Equivalent model for the ADC input stage
thus CSC can be considered as an equivalent resistor, at the sampling frequency fs, of
value RCSC = 1=(fsCSC) and will attenuate the input signal to a degree depending on
the value of Req. This attenuation can be estimated by
vo(t) =
RCSC
RCSC +Req
vi(t) : (3.11)
In addition, CIN may exhibit voltage dependence. As it has been described in [52]
voltage dependent capacitance can be modeled as
C(v)  C0
 
1 + 1v + 2v
2

; (3.12)
where i are the coeﬃcients of Taylor series expansion of C(v). This voltage dependence
will produce harmonic distortion which, indeed, will degrade the signal-to-noise ratio of
the ADC as has been shown in [13, 51].
3.2.3 Sources of Error in the Voltage Reference
The performance of the voltage reference limits the performance that the ADC can reach.
Indeed, the ADC will follow any deviation of its voltage reference. The output of an ideal
ADC with a mid-thread quantizer (see ﬁgure 2.5), provided that the quantizer is not
overloaded, is [53]
Q [vi(t)] =

vi(t)
2N
FSR
+
1
2

(3.13)
where vi(t) is the input voltage to the ADC and FSR is the ADC full-scale range,
commonly the voltage reference value FSR = VREF . The bc is the greatest integer
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function or integer value [54]. Then, equation (3.13) becomes,
Q [vi(t)] =

vi(t)
2N
VREF
+
1
2

(3.14)
Equation (3.14) shows that the ADC output is inversely proportional to its voltage
reference. As a result, any deviation in the voltage reference value due to linear drift,
loading eﬀects, etc. is translated to the output digital code.
3.2.3.1 Loading Eﬀects
The designers of the - AD7763 ADC had reported that the front-end modulator draws
a nonlinear current from the voltage reference source [23]. This nonlinear current has a
quadratic dependence with the input signal amplitude as described by [55]
IREF / VREF
2
fsCT

1  v
2
i
V 2REF

(3.15)
where CT is the equivalent input capacitance of the ADC front-end, fs is the sampling
rate, VREF is the voltage reference value, vi is the input signal amplitude. If this cur-
rent is drawn through a ﬁnite voltage reference source output resistance Rs, a nonlinear
modulation of the voltage reference voltage is seen by the front-end modulator as [55]
VREFM  VREF
"
1 +

vi
VREF
2
(Rs fsCT )
#
: (3.16)
This modulation on the voltage reference introduce harmonic distortion which depends on
the ratio between Rs and fsCT as indicated in reference [55]. To minimize the harmonic
distortion Rs has to be as low as possible (0.04 
 for a 100 dB 3-rd harmonic), therefore
the designers of the - ADC have added a wide bandwidth buﬀer to reduce the output
resistance Rs of the voltage reference source [23].
The current drawn by the ADC from the voltage reference circuit has been measured at
diﬀerent sampling rates with the input of the system shorted (vi = 0V). For this propose
the voltage drop in a 10 
 resistor connected in series between the voltage reference
buﬀer output and the ADC voltage reference input pin has been measured using a high
resolution and high accuracy digital voltmeter (DVM) Agilent 3458A in DC voltage mode
(DCV), 10 V range and NPLC=50. Results are shown in table 3.2. These results show a
linear dependence of the current drawn by the ADC as it is described by equation (3.15)
when (vi = 0 V).
Also, the dependence of the voltage reference value with the ADC sampling rate
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Table 3.2: Voltage reference input current IREF
Equivalent IREF
Sampling rate (A)
(kHz)
64 34.0
32 16.9
16 8.3
8 4.0
4 2.0
was measured during three days, with the system input shorted (Vi = 0V), using a high
resolution and high accuracy digital voltmeter (DVM) Agilent 3458A in DCV mode, 10 V
range and NPLC=50. Figure 3.18 shows the results. They are summarized in table 3.3.
Equivalent sampling rate (kHz)
0 kHz
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8 kHz
16 kHz
32 kHz
64 kHz
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Figure 3.18: Voltage reference value vs Equivalent sampling rate
From these results it is clear to see a dependence of the voltage reference value with
the ADC sampling rate. The changes in VREF are bounded by 7.5 V in the worst
case. Therefore, with this limit the uncertainty contribution to the output signal of the
ADC may be estimated to be equal to  1:2V/V, assuming a rectangular probability
distribution [56].
3.2.4 Sources of Error from the Sampling Clock
The main source of error in the sampling clock module is the time jitter. For the AD9852
device a peak-to-peak time jitter (tjp p) has been measured to be  400 ps [41]. The
time jitter has an impact on the SNR, as a consequence, the ENOB is reduced as the
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Table 3.3: Measured voltage at the reference input pin of the ADC. The Type A uncertainty
of the measured values is equal to 0.4 V/V
Equivalent Maximum Minimum Semi- Mean s
sampling rate (V) (V) interval (V) (V)
(kHz) (V)
0 4.098300 4.098289 5.30 4.098294 3.05
4 4.098300 4.098285 7.55 4.098293 4.22
8 4.098300 4.098284 7.90 4.098292 4.50
16 4.098299 4.098283 7.75 4.098291 4.39
32 4.098295 4.098281 7.15 4.098288 4.17
64 4.098289 4.098275 7.00 4.098282 3.83
time jitter increases.
The eﬀect of the time jitter in the SNR can be predicted replacing e with j in
equation (2.11), hence the SNR becomes
SNR = 10 log

2s
2j

; (3.17)
where 2s is the power of the input signal and 2j is the variance (or power) of the amplitude
error caused by sampling clock time jitter. Assuming a sinusoidal input signal as
vi(t) = A0 sin(!0 t) (3.18)
The derivative of vi(t) with respect to t is
@vi(t)
@t
= A0 !0 cos(!0 t): (3.19)
The derivative is maximum when cos(!0 t) = 1, i.e. t = 0, hence the rms value is
@vi(t)
@t

rms
=
A0p
2
!0 : (3.20)
Renaming the inﬁnitesimal @vi(t) as j, the inﬁnitesimal @t as t and rewriting equa-
tion (3.20)
@vi(t)
@t

rms
=
j
t
=
A0p
2
!0 ; (3.21)
it is possible to estimate the rms amplitude error j due to an rms time jitter t as
[57, 58]
j =
A0p
2
!0t: (3.22)
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Then, the degradation in the SNR by the time jitter is
SNR = 10 log

s
j
2
= 10 log
 
A0=
p
2
A0=
p
2!0t
!2
= 10 log

1
!0t
2
: (3.23)
The theoretical SNR for an oversampling - ADC is given by [18]
SNR = 20 log

s
e

+ 10 log (OSR) = 20 log

s
e
p
OSR

: (3.24)
Assuming as only contribution to the total noise the time jitter j, equation (3.23)
becomes
SNR = 20 log
 p
OSR
!0t
!
: (3.25)
For instance, if the frequency of the input signal is 2 kHz and the peak-to-peak time
jitter for this module is 400 ps, which corresponds to an rms time jitter of 66.67 ps. Then,
the SNR for an ideal - ADC with an OSR = 256 is
SNR = 20 log
 p
256
2  2000Hz 66:67 ps
!
= 145:61 dB:
Computing the ENOB using equation (2.14) results in 23.89-bits, that is a reduction in
resolution of 0.11 bit. As a conclusion, the eﬀect of clock time jitter in this system is
negligible.
3.3 Example of a Measured Signal
To illustrate the imperfections of the system a test was performed. A low distortion
sinusoidal signal with a peak amplitude of 1 V and frequency of 1 kHz was applied to
the system using a low distortion source, the Stanford Research System model DS360
[59], which has a total harmonic distortion better than -110 dB in the frequency range
from 0.01 Hz to 5 kHz at output amplitudes of 1 Vrms. This signal was sampled at
an equivalent sampling of 16 kHz with a decimation rate of 256. Figure 3.19 depicts
the computed frequency spectrum of the measured signal in which harmonic distortion,
DC oﬀset, noise and spurious frequency components are appreciated. In conjunction,
the same signal was measured using a commercial device with a typical total harmonic
distortion of -106 dBc at 100 kHz input signal frequency, the PXI-5922 system from
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National Instrument Corporation [60] in order to compare the measured signal spectra
as shown in ﬁgure 3.19(b).
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Figure 3.19: Measured signal spectrum. In this ﬁgure is visible the harmonic distortion,
in-band noise and DC oﬀset.
As can be seen from ﬁgure 3.19 the amplitude of the harmonics (from the 3rd harmonic
up to the 6th harmonic) present on the sampled signal by both devices are comparable and
it is unclear to conclude whether the distortion harmonic is produced by the instruments
or by the source. The PXI-5922 has higher noise ﬂoor than the - sampling system.
However, the - sampling system shows the 3rd and the 4th harmonic levels slightly
higher than 110 dB (above the speciﬁcation of the source). Hence, the - sampling
system may be compensated for these deviations to reach the required performance in
metrology applications.
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Chapter 4
Models for Analog-to-Digital
Converters
Metrology applications demand high accuracy in the determination of the measurand.
A practical ADC cannot provide the needed performance due to imperfections such as
gain deviation, thermal drift, non-linearity, etc. As a consequence, the ADC readouts
may have deviations from the original signal applied to its input. In general, the ADC
imperfections can be corrected and/or post-compensated by modeling the ADC in order
to reconstruct the input signal with high accuracy. This chapter introduces models and
methods which are commonly used to describe ADCs. In particular the Hammerstein
model and the method employed to determine the model parameters are described.
4.1 Modeling
Analog-to-Digital converters modeling for pre- and post- correction have been studied for
many years; for a survey on ADC modeling and compensation see references [10, 11]. As
a result, diﬀerent methods have been investigated which can be classiﬁed as follows:
1. look-up table methods,
2. dithering methods,
3. methods based on model inversion and
4. architecture-based methods.
A description of these methods can be found in reference [11] and in the citations
within.
In this thesis, the model inversion method is employed to post-compensate the sam-
pling system for deviations and non-linearities in order to achieve an accuracy of 5 parts
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in 106 of the measured value. Although this model is applied to a - ADC, its usage
can be extended to other types of ADCs or systems.
In Figure 4.1 the sampling system is represented by the transfer function gD(). If
a continuous time sinusoidal signal x(t) = Ao sin(2fot) is applied to the system with a
non-linear transfer function gD(), this non-linear function will introduce distortions in
the input signal producing a discrete time signal y[n].
gD(x(nTs)) gINV(y[n])
x(t) y[n] x[n]~
Input 
signal
Measured 
signal
Reconstructed
signal
frequency
A
fo
Ao
Time
domain
Frequency
domain
frequency
fo
A'oA
frequency
A
fo
Ao
time
A
time
A
time
A (Ao; fo)
x(nTs)
Ts
Figure 4.1: Modeling process
The distortion and imperfections in the measured signal y[n] must be removed in
order to reconstruct the input signal. This can be done by ﬁnding a model with a
transfer function gR() which compensates for the non-linearities and deviations of gD().
A straightforward solution is to ﬁnd gR() as the inverse of gD().
4.2 Non-linear Models
The non-linear models used in this thesis are introduced in this section. A complete
coverage of this topic can be found in reference [15].
4.2.1 Power Series Expansion
A power series in variable x is the inﬁnite sum
s(x) =
1X
i=0
aix
i (4.1)
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where ai are integers, real numbers, complex numbers, or any other quantities of a given
type. An example of a power series is a polynomial in variable x of order N as
p(x) =
NX
k=0
ckx
k (4.2)
where ck are the coeﬃcients of the polynomial p(x).
A simple representation of a non-linear system is to use polynomials of any degree,
based on the Weierstrass theorem [61], which states that
Any continuous function deﬁned on an interval [a,b] can be uniformly
approximated as closely as desired by a polynomial function.
The output y[n] of the non-linear system gD(), illustrated in ﬁgure 4.2, can be ex-
pressed as
y[n] = gD(x[n]) = a0 + a1x[n] + a2x
2[n] +   + aNxN [n] : (4.3)
Non-linear
System
gD(.)
x[n] y[n]
Input Output
Figure 4.2: Non-linear system block diagram representation
In order to compensate the system gD() for non-linearities a system gR(), if exists,
has to be found by inverting the transfer function gD().
The process of compensation using power series expansion is illustrated in ﬁgure 4.3,
where the non-linearities introduced by the system gD() on the input x[n] are compen-
Non-linear
System
gD(.)
Non-linear
Inverse
System
gR(.)
x[n] y[n] x[n]~
Input Reconstructed
output
Figure 4.3: Non-linearities compensation by power series expansion modeling
sated by the non-linear system gR(). Hence, the reconstructed output ~x[n] is calculated
and reconstructed the original input x[n] as equation (4.4) shows.
~x[n] = gR(y[n]) = gR(gD(x[n]))  x[n]: (4.4)
Although all terms up to the order of the system gR() are canceled, the coeﬃcient
cross-products add higher order terms to the reconstructed output [62, 63]. The values
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of the coeﬃcients depend on the signal amplitude used to obtain the parameters of the
model, thus it is important to use amplitudes close to the system full scale. If this is
the case, the eﬀects of these high order terms on the output are negligible. However,
when using this compensation technique the inﬂuence of these high order terms must be
evaluated.
4.2.2 Block-Oriented Models
A block-oriented model consists of an interconnection of two or more blocks. The in-
terconnection can be parallel, series or a combination of both and may include feedback
branches. Each block represents a diﬀerent part of the system to be modeled. When the
systems to model exhibits static non-linearities and linear dynamics three diﬀerent block
oriented models are usually employed [15]:
- Hammerstein model : a block oriented model with static non-linearity at the input
(ﬁgure 4.4(a)).
- Wiener model : a block oriented model with static non-linearity at the output (ﬁg-
ure 4.4(b)).
- Hammerstein-Wiener model : a combination of both type of models (ﬁgure 4.4(c)).
f(.)
Linear
block
h[n]
Non-linear
block
Input Output
x[n] y[n]f(x[n])
(a) Hammerstein block oriented model
h[n] r(
.)
Linear
block
Non-Linear
block
Input Output
x[n] y[n]
(b) Wiener block oriented model
Linear
block
h[n]
Non-linear
block
Non-linear
block
r(.)f(.)Input Output
x[n] y[n]
(c) Hammerstein-Wiener block oriented model
Figure 4.4: Block oriented models
The static non-linear block of these models can be any non-linear operator, e.g. power
series or piece-wise deﬁned function.
If the linear block of the Hammerstein model has an impulse response h[n] then the
output y[n] will be
y[n] = f(x[n])  h[n]; (4.5)
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where  denotes the convolution sum [17].
4.3 Model for the System
This section describes the model for the designed sampling system.
4.3.1 System Block Diagram
A simpliﬁed block diagram for the sampling system is depicted in ﬁgure 4.5. In the
n-th order
Σ-Δ modulator
p-stages
decimation
filters
Anti-aliasing
filter &
FDA
Input
buffer
x(t) y[m]
Digital output
Analog Digital
Non-linear behaviour LTV
ADC
Analog input
Figure 4.5: Simpliﬁed block diagram of the sampling system
diagram the analog part can be distinguished from the digital part. The analog part
consists of the input buﬀer, the fully diﬀerential ampliﬁer and the n-th order modulator
of the - ADC. The digital part includes the p-stages decimation ﬁlters.
The analog part includes electronic components, therefore it is likely to have a non-
linear behavior as has been introduced in section 3.2. The digital part is a linear time
varying system LTV [64, 65], consequently, the whole system has a static non-linearity at
its input and a linear transfer function at its output. Thus, a suitable post-compensation
model is one which can represent input static non-linearities followed by a linear transfer
function: the Hammerstein model.
The Hammerstein model, with some modiﬁcations, has been applied by other authors
to post-compensate ADCs [66, 67]. In [66] the model was used to compensate a self-
designed 4-bit ﬂash and a 7-bit pipeline ADC. The non-linearities were modeled using
polynomials while for the linear block the authors applied a ﬁnite impulse response (FIR)
ﬁlter. In [67], the non-linear block was represented by a piece-wise function while the
linear block was extended to a parallel conﬁguration in order to have a set of ﬁlters with
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diﬀerent cut-oﬀ frequencies. With this approach they compensate a commercial 12-bit
pipeline ADC.
In this thesis, the Hammerstein model is applied to post-compensate a 24-bit -
ADC including the analog electronics.
4.3.2 The Hammerstein Model
The Hammerstein model is depicted in ﬁgure 4.6. As has been introduced in section
4.2.2 the Hammerstein model has two blocks: the input block, which is a static non-
linear operator and the output block that is a linear system.
Non-linear
block 
f(.)
Linear
block
input output
Figure 4.6: The Hammerstein model block diagram
4.3.2.1 Non-linear Block
The non-linear block is parametrized in terms of a power series expansion, see section
4.2.1. As was presented in section 3.3 the system is expected to have non-linear behavior.
Thus, this non-linear behavior will be compensated by a 4th-order polynomial. As has
been illustrated in section 3.3 the system introduces harmonic distortion to the sampled
signal. The amplitude level of higher harmonics order than fourth are below 120 dB,
therefore the deviation that they may introduce to the sampling signal can be neglected
to achieve high accuracy and performance when measuring alternating signal.
4.3.2.2 Linear Block
The quantized data of the ADC are decimated by 3-stage digital ﬁlters. The overall
frequency response of these ﬁlters attenuates the measured signal. To compensate the
amplitude deviations the inverse frequency response has to be found and then applied to
the measured signal for correction. In this block, the inverse frequency response of the
ADC’s FIR ﬁlters is implemented.
4.3.3 The Complete Model for the System
The complete model for the sampling system is depicted in ﬁgure 4.7. The ﬁrst block
represents the non-linear transfer function of the sampling system connected in cascade to
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Figure 4.7: Complete Hammerstein model for the sampling system
a second block which in turn represents the linear transfer function of the ADC decimation
ﬁlters. These blocks complete the Hammerstein model with an overall transfer function
gD(). Then follows to ﬁnd an inverse function gR() such that
gR (gD())  1 : (4.6)
Then, the input signal x[n] can be reconstructed to a MT -downsampled [68] signal
~xD[m] from the measured signal y[m] by the following expression
~xD[m] = gR (gD(y[m]))  xD[m] : (4.7)
To obtain the input signal ~x[n]  x[n] any interpolation procedure can be use, such as,
zero-order or linear interpolation as described in [69], resulting ~x[n] = ~xD[m=LT ] (with
LT = MT in this case). In this thesis a zero-order interpolation will be use as it will be
indicated in section 6.7.1.
Since the non-linearities depend on the sampling rate fs, as it has been stated in
section 3.2.2, the model has to be extend to diﬀerent sampling rates. As a consequence,
each sampling rate has a diﬀerent non-linear function f(; fs).
4.4 Parameter Identiﬁcation
The Hammerstein model has been investigated by many authors and diﬀerent methods to
identify the model parameters have been studied and developed, see reference [70]. The
internal structure of the Hammerstein model (see ﬁgure 4.8) indicates that it is useful to
separate the non-linear block from the linear block in order to identify the parameters.
Therefore, the identiﬁcation is carried out by two techniques as follows:
1. The non-linearities are identiﬁed in the time domain by a power series expansion
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f(x[n],fs)
v[n]x[n] y[m]
P(z) MT
Figure 4.8: Simpliﬁed diagram of the Hammerstein model, where f(x[n],fs) represents the
non-linear block while P(z) represents the linear block.
approach.
2. The linear block is identiﬁed using a frequency domain method.
4.4.1 Identiﬁcation of the Non-linear Block
The non-linear block consists of a fourth order polynomial, since higher order non-
linearities do not contribute signiﬁcantly, as
f(x) = a0 + a1x+ a2x
2 + a3x
3 + a4x
4: (4.8)
In order to identify the coeﬃcients of the polynomial ai (i = 1; : : : ; 4) a well known,
noiseless and no-drift signal has to be applied to the system.
Thus, from the measured output signal of the ADC and the well-known input signal,
the coeﬃcients ai of the transfer function are calculated ﬁtting the input-output data set
by regression analysis using the least-squares method for polynomials [71, 72].
The output v[n] of the non-linear block is
f(x[n]) = v[n] = a0 + a1x[n] + a2x
2[n] + a3x
3[n] + a4x
4[n]; (4.9)
with n = 1; 2; : : : ; N: In matrix notation equation (4.9) becomes
v = X ; (4.10)
where
v = ( v[1] v[2] : : : v[N ] )T ; (4.11)
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is the vector of ADC readouts.
X =
0BBBB@
1 x[1] x2[1] x3[1] x4[1]
1 x[2] x2[2] x3[2] x4[2]
...
1 x[N ] x2[N ] x3[N ] x4[N ]
1CCCCA (4.12)
is the Vandermonde matrix of the input waveform and
 = ( ao a1 a2 a3 a4 )
T ; (4.13)
is the vector of coeﬃcients (superscript T indicates transposition).
Hence, the vector  can be found solving the set of linear equations (4.10) by means
of the least-square method as
XTv = XTX 
(XTX) 1XTv = (XTX) 1XTX 
(XTX) 1XTv = I : (4.14)
where I is the identity matrix.
Then it follows that, the forth order polynomial of equation (4.9) is inverted in order
to obtain the polynomial r(v[n]) as
x[n]  ~x[n] = r(v[n]) = b0 + b1v[n] + b2v2[n] + b3v3[n] + b4v4[n] ; (4.15)
so that,
r(v[n]) = r (f(x[n]; fs)) = 1+  ; (4.16)
where  represents any deviation or uncertainty due to the inversion process.
4.4.2 Identiﬁcation of the Linear Block
The linear block with a transfer function P (z) depicted in ﬁgure 4.8 is a three stage
decimation ﬁlter. These stages are illustrated in ﬁgure 4.9
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Figure 4.9: Block diagram of the ADC decimation ﬁlters stage
57
The sampling frequency of the input signal v[n] is fs, and the output sampling fre-
quency or equivalent sampling frequency of the output signal y[m] is fs=MT , where MT
is given by
MT = M1 M2 M3 : (4.17)
The overall transfer function P (z) of the decimation ﬁlters related to the equivalent
sampling frequency fs=MT is given by
P (z) = P1(z
0)  P2(z00)  P3(z000) ; (4.18)
where Pi(z) is the transfer function of stage i. Replacing z0 = ej 2 fM1=fs , z00 = ej 2 fM1M2=fs
and z000 = ej 2 fM1M2M3=fs , the overall frequency response can be obtained. The magnitude
(jP (ej 2 fMT =fs)j) and phase \(P (ej 2 fMT =fs)) are depicted in ﬁgure 4.10 for the whole
frequency range in order to show the attenuation at frequencies above the Nyquist’s
frequency (f = fs=MT=2), resulting in an amplitude attenuation higher than 120 dB.
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Figure 4.10: Magnitude and phase of the overall decimation ﬁlters frequency response, nor-
malized to the output sampling rate fs=MT
As can be seen from ﬁgure 4.10(b), the decimation ﬁlters are linear phase, therefore
the frequency response is given by
P (ej2 fMT =fs) = jP (ej2 fMT =fs)j e j 2 fMT =fs  ; (4.19)
which corresponds to a frequency response of a linear system with linear phase [69].
The compensation for the frequency response of these ﬁlters is the inverse of the overall
frequency response P (z). Because these ﬁlters have linear phase, no phase distortion is
introduced by the ﬁlters, only a time delay which is determined by . Thus, no correction
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for phase is needed to be performed. The compensation for the magnitude of the frequency
response is described in section 6.3.
4.5 Evaluation of the Uncertainty in the Model
4.5.1 Uncertainty Evaluation of the Non-linear Block
The type-A uncertainty evaluation is carried out as follows: ﬁrst, the Allan deviation is
computed on the measured data in order to obtain the observation time  in which the
system reaches the lower uncertainty. Second, the discrete time series is split according
to this observation time. Finally, the type-A uncertainty is estimated on the model
parameters and the combined uncertainty uc is calculated.
4.5.1.1 Allan Deviation
To evaluate the model parameters uncertainty the Allan deviation [73] is computed on
the measured discrete time series. The Allan deviation is the square root of the Allan
variance of y[n] and is given by
y() =
q
2y(); (4.20)
where the Allan variance 2y() is deﬁned as [73]
2y() =
1
2


(yi+1()  yi())2

; (4.21)
which can be calculated from [74]
2y() =
1
2(M   1)
M 1X
i=1
(yi+1()  yi())2 ; (4.22)
where ~yi is the mean value of the i -th group of M successive measured values y[n] over
an observation time  .
The Allan deviation is a powerful tool to characterize data series in the time domain.
It can reveal typical noise processes which appear in measurements [75]. A typical Allan
deviation plot for DC voltage measurements is illustrated in ﬁgure 4.11 in which three
noise processes are observed: i) white noise (from 0 to 1), ii) 1=f or ﬂicker noise (from
1 to 2) and iii) linear drift.
The Allan deviation plot depicted in ﬁgure 4.11 indicates which is the observation
time  to reach the lower type-A uncertainty 1 on this measurement process. Under
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Figure 4.11: Typical Allan deviation for a DC voltage measurement
these conditions, the time series is considered as a white noise process with Gaussian
distribution and the type-A uncertainty is directly the Allan deviation 1.
The observation time  in which the time series can be divided was determined with
the Allan deviation. Then, the method described in section 4.4.1 is followed to determine
the parameters of the non-linear block of the model.
4.5.1.2 Type-A Uncertainty Estimation
To estimate the type-A uncertainty on each coeﬃcient of the polynomial the variance-
covariance matrix [71] of the input x[n] and the output v[n] = f(x[n]; fs) of the non-linear
block of the system (see ﬁgure 4.8) is computed as follows
COV (x; v) = s2
 
XTX
 1
; (4.23)
where s2 is an estimator of the variance of the residuals ei = v[i]  ~v[i] of the adjustment
and is given by
s2 =
PN
i=1 e
2
i
df
; (4.24)
where df = N   P is the degrees of freedom (P is the number of coeﬃcients, 5 in this
case). Resulting the type-A uncertainty of each coeﬃcient to be
u(ai) =
p
diag(COV(x; v)): (4.25)
An estimation of the standard error of the ﬁt adjustment is
p
s2. This is an indication
of the goodness of the ﬁtting process and also estimates the maximum non-linearity
deviation of the system.
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When using the polynomial r(v[n]) to approximate the input x[n] a complete set of
new values are predicted, say x0[n] with n = 1; 2; : : : ; N are ﬁtted. To estimate the type-A
uncertainty due to the polynomial ﬁtting, the prediction interval ~p is computed for the
ﬁtted values x0[n] = r(v[n]). The prediction interval can be obtained, as it is explained
in reference [76], using the following equation
~p = s
p
1 + x0 ; (4.26)
where x0 is given by
x0 = x0
 
XTX
 1
xT0 (4.27)
Finally, the maximum of ~p is taken as an estimator of the uncertainty of the predicted
values, thus
ux0 = max f ~pg : (4.28)
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Chapter 5
Sigma-Delta Data Converter
Characterization
The characterization process presented here involves the determination of metrics in
order to obtain the performance of the ADC. The characterization is carried out in
two regimes, dynamic and static. This chapter introduces these metrics and summarizes
the performance results of the - ADC used in this thesis. The signal sources to
evaluate the performance metrics of the ADC were: a pulse-driven Josephson waveform
synthesizer to determine the metrics in dynamic regime and a binary Josephson waveform
synthesizer for the static regime metrics. These two voltage standards are powerful tools
to characterize ADCs when used in electrical metrology, where V/V uncertainty levels
are required.
5.1 Performance Metrics
The characterization of ADCs implies the determination of performance metrics in static
and dynamic regimes. Therefore, the metrics are divided according to the regime as:
1. Dynamic regime:
 Total Harmonic Distortion (THD)
 Signal-to-Noise Ratio (SNR)
 Signal-to-Noise Ratio plus Distortion (SINAD)
 Eﬀective Number of Bits (ENOB)
 Intermodulation Distortion (IMD)
 Settling time
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2. Static regime:
 Input-Referred Noise
 Noise-Free Code Resolution
The deﬁnition of the enumerated metrics can be found in the IEEE Std. 1241-2001
[7] and IEEE Std. 1057-1994 [6]; as well as in references [77, 78], which are summarized
herein for convenience.
5.2 Determination of Performance Metrics
in Dynamic Regime
The foregoing sections describe the methods and measurement setup to determine the per-
formance metrics: total harmonic distortion (THD), signal-to-noise ratio (SNR), signal-
to-noise ratio plus distortion (SINAD), eﬀective number of bits (ENOB), intermodulation
distortion (IMD) and settling time.
5.2.1 Performance Metrics Determination with the
Josephson Arbitrary Waveform Synthesizer
The Josephson Arbitrary Waveform Synthesizer (JAWS) is a quantum a.c. voltage stan-
dard able to synthesize diﬀerent kind of waveforms in a wide frequency range [16, 79]
including single-tone spectrally pure sinusoidal, or multi-tone sinusoidal signals. The
output voltage is calculable and well known which as given by
VJ = njj
f
KJ 90
; (5.1)
where njj is the number of Josephson junctions, f is the microwave signal frequency
(typically 70 GHz) and KJ 90 = 483597.9 GHz/V is the Josephson constant.
5.2.1.1 Measurement Setup
The sampling system was connected to the output of the Josephson Arbitrary Waveform
Synthesizer system set to an rms amplitude of 5 mV. To avoid spectral leakage when
computing the Fourier transform both systems were synchronized by means of the JAWS
system clock. Also, the JAWS output was monitored by a PXI-5922 system, connected
in parallel with the sampling system. Figure 5.1 shows the measurement setup.
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Figure 5.1: Sampling system characterization using a Josephson Arbitrary Waveform synthe-
sizer. Measurement setup diagram.
To reach higher accuracy the oversampling ratio of the - ADC was set to the
maximum value of 256. The output data strictly were not corrected for gain, harmonic
distortion and oﬀset error of the signal conditioning circuitry to do not mislead the results
of this characterization.
This setup was used to measure and determine the total harmonic distortion, signal-
to-noise ratio, signal-to-noise ratio plus distortion, eﬀective number of bits and intermod-
ulation distortion.
5.2.2 Total Harmonic Distortion
Total harmonic distortion is the ratio of the rms value of the fundamental to the root-
sum-square of its harmonics. Harmonic distortion can be speciﬁed with respect to the
full-scale input range in units of dBFS (dB relative to full-scale range FSR), or with
respect to the input signal amplitude in units of dBc (dB relative to carrier).
If a pure continuous-time sinusoidal waveform of amplitude A0 and frequency !0,
x(t) = A0 sin(!0t) ; (5.2)
is applied to a discrete system with non-linear behavior, the output may exhibit distortion.
If such system has a transfer function TF modeled by a polynomial as
TF (x[n]) = a0 + a1x[n] + a2x
2[n] + a3x
3[n] + a4x
4[n] (5.3)
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Then, the output y[n] of the system is
y[n] = TF (x[n]) = a0 + a1A0 sin[
0 n] + a2A
2
0 sin
2[
0 n]
+ a3A
3
0 sin
3[
0 n] + a4A
4
0 sin
4[
0 n]: (5.4)
where 
0 = !0 Ts with Ts the sampling time. Using trigonometric identities equation
(5.4) becomes
y[n] =

a0 +
a2A
2
0
2
+
3a4A
4
0
8

+

a1 +
3a3A
2
0
4

A0 sin[
0n]
   a2A0 + a4A30 A02 cos[2
0n]
  a3A
3
0
4
sin[3
0n] +
a4A
4
0
8
cos[4
0n]; (5.5)
as a consequence, harmonic components of the fundamental frequency 
0 which are not
present in the input signal, appear at the output of the system. The total harmonic
distortion metric measures the degradation on the input sinusoidal signal.
To characterize the total harmonic distortion (THD) of the ADC (including the input
ampliﬁers) the JAWS was conﬁgured to synthesize a single-tone sinusoidal signal which
was applied to the system input. Then the THD was calculated as:
THD =
qPM
k=2A
2
k
A1
(5.6)
or in decibel to carrier (dBc)
THD = 20 log
0@
qPM
k=2A
2
k
A1
1A ; (5.7)
where Ak is the amplitude of the harmonic k and M is the number of harmonic compo-
nents for the calculation. To compute the THD the ﬁrst six harmonic components were
taken into account, when possible; otherwise, the harmonic number was reduced to the
maximum harmonic measurable in the frequency band of interest. The amplitude of the
fundamental frequency and its harmonics were calculated by means of the Fourier trans-
form. As both systems were synchronized using the same clock the coherent sampling
conditions were fulﬁlled, hence no windowing was necessary to apply to the data.
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5.2.2.1 Measurement results
Results are presented in tables 5.1-5.2 and in ﬁgures 5.2-5.3. Table 5.1 and ﬁgure 5.2
show the results for the equivalent sampling rate 4 kHz for an input frequency equal to
500 Hz. Figure 5.3 and table 5.2 depict the results for the equivalent sampling rates
8 kHz, 16 kHz, 32 kHz and 64 kHz for an input signal frequency equal to 1 kHz.
Table 5.1: Total harmonic distortion results
Equivalent f0 Last Harmonic Amplitude rms THD
Sampling rate (Hz) no. (M) (mV) (dBc)
(kHz)
4 500 3 5.838 -92.63
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Figure 5.2: Total harmonic distortion for fo=500 Hz, sampling rate 1024 kHz. Computed
THD = -92.63 dBc
Table 5.2: Total harmonic distortion. Results for input signal frequency 1 kHz
Equivalent f0 Harmonic Amplitude rms THD
sampling rate (Hz) no. (M) (mV) (dBc)
(kHz)
8 1000 3 4.370 -89.98
16 1000 6 4.350 -87.33
32 1000 6 4.355 -87.50
64 1000 6 4.345 -80.80
As reported in the ADC’s datasheet [27], the THD for a low amplitude sinusoidal wave-
form (-60 dBFS) is -75 dBc at an equivalent sampling rate equal to 78 kHz (BW=39 kHz).
The measured THD at the maximum equivalent sampling rate (64 kHz with a BW=32 kHz))
was equal to -80.8 dBc. These results indicate that the designed sampling system does
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THD = -87.50 dBc
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Figure 5.3: Total harmonic distortion. Output signals spectra for input signal frequency 1 kHz
not degrade the THD of the ADC at low amplitude level. As the THD usually depends
on the signal amplitude it is expected that using a high amplitude test signal, the har-
monic distortion on the output signal increases. In addition, when reporting the THD,
the amplitude and frequency of the test signal must be speciﬁed.
5.2.3 Signal-to-Noise Ratio, Signal-to-Noise Ratio plus Distor-
tion and Eﬀective Number of Bits
This three metrics are determined from the measurement and calculation of the total
harmonic distortion and the results are included in table 5.3.
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5.2.3.1 Signal-to-Noise Ratio
The signal-to-noise ratio is the ratio of the power of the fundamental to the power of the
noise signal (excluding harmonic components of the fundamental and dc) in the frequency
band of interest.
5.2.3.2 Signal-to-Noise Ratio plus Distortion
The signal-to-noise ratio plus distortion is calculated combining the SNR and the THD.
SINAD is a good indication of the overall dynamic performance of the ADC because it
includes noise and distortion. Therefore, the SNR is replaced by the SINAD in order to
calculate the eﬀective number of bits.
5.2.3.3 Eﬀective Number of Bits
The eﬀective number of bits deﬁnes the usable resolution of the - ADC. The ENOB
is calculated from the SINAD by replacing the SNR in equation (2.14), thus
ENOB =
SINAD   1:76
6:02
: (5.8)
When the input signal amplitude A0 is below the ADC full scale, equation (5.8) has to be
scaled to the ADC full scale by a factor K = 20 log(FS=A0), then the ENOB is computed
by
ENOB =
SINAD   1:76 +K
6:02
: (5.9)
5.2.3.4 Measurement Results
From the THD follows the calculation of the SNR, the SINAD (including harmonic dis-
tortion) and the ENOB scaled to an input full scale of 1 V as equation (5.9 states).
Table 5.3 shows the results.
Table 5.3: SNR, SINAD and ENOB results
Equivalent f0 Amplitude noise rms SNR noise+HD SINAD ENOB
sampling (Hz) rms (V) (dBc) (V) (dBc) (bits)
rate (kHz) (mV)
4 500 5.843 4.58 62.12 4.58 62.11 16.94
8 1000 4.382 3.63 61.63 3.64 61.62 17.28
16 1000 4.381 2.90 63.57 2.91 63.55 17.60
32 1000 4.376 3.86 61.09 3.86 61.08 17.19
64 1000 4.371 7.24 55.61 7.26 55.60 16.28
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The ENOB can be compared with a commercial equipment. The ENOB at the max-
imum equivalent sampling rate of 64 kHz was determined as 16.28 bits. Using equa-
tion (5.8) to ﬁnd the SINAD, it results in
SINAD = 6:02ENOB + 1:76 dB = 99:8 dB ; (5.10)
the SINAD of a commercial digital voltmeter based on an integrating ADC (IADC),
the Agilent 3458A, is equal to 93.9 dB which is equivalent to an ENOB = 15.3 bits at
a sampling rate equal to 50 kHz with an integration time of 10 s as reported in [80].
These results conﬁrm that the designed sampling system resolution is  1 bit higher than
the IADC.
5.2.4 Intermodulation Product Distortion
The intermodulation product distortion IMD is the ratio of power of the intermodula-
tion products to the total power of the original frequencies, as a result of two tones
simultaneously applied to the ADC input. IMD is either given in units of dBc or dBFS.
If a two-tone sinusoidal signal modeled as
x(t) = A0 sin (!1t) + A0 sin (!2t) (5.11)
is applied to the system with a transfer function given by equation (5.3), the discrete time
output y[n] contains high order harmonic components and inter-frequency products, and
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becomes [81]
y[n] = a0 + a2A
2
0 +
9a4A
4
0
4
 

1
2
a2A
2
0 + 2a4A
4
0

cos[2
1n]
+
1
8
a4A
4
0 cos[4
1n] 

1
2
a2A
2
0 + 2a4A
4
0

cos[2
2n]
+
1
8
a4A
4
0 cos[4
2n] + a2A
2
0 cos[(
1   
2)n]  a2A20 cos[(
1 + 
2)n]
+ 3a4A
4
0 cos[(
1   
2)]  3a4A40 cos[(
1 + 
2)]
+
1
2
a4A
4
0 cos[(3
1 + 
2)n] 
1
2
a4A
4
0 cos[(3
1   !2)n]
  1
2
a4A
4
0 cos[(
1   3
2)n] +
1
2
a4A
4
0 cos[(
1 + 3!2)n]
+
3
4
a4A
4
0 cos[(2
1   2
2)n] +
3
4
a4A
4
0 cos[(2
1 + 2!2)n]
+

a1A0 +
9
4
a3A
3
0

sin[
1n] +

a1A0 +
9
4
a3A
3
0

sin[
2n]
  1
4
a3A
3
0 sin[3
1n] 
1
4
a3A
3
0 sin[3
2n]
  3
4
a3A
3
0 sin[(
1   2
2)n] +
3
4
a3A
3
0 sin[(2
1   
2)n]
  3
4
a3A
3
0 sin[(
1 + 2
2)n] +
3
4
a3A
3
0 sin[(2
1 + 
2)n] ; (5.12)
where 
1 = !1 Ts and 
2 = !2 Ts with Ts the sampling time.
As equation (5.12) states, the nonlinear transfer function TF of the system, apart
from harmonic distortion, generates inter-frequency products at frequency k
1  j 
2
with k; j integers. q = jkj+ jjj determines the order of the inter-frequency product. From
equation (5.12) it is possible to identify the amplitude of the inter-frequency products
A(k
1  j 
2) as
A(
1  
2) = a2A20
A(2
1  
2) = A(
1  2
2) = 3
4
a3A
3
0
A(3
1  
2) = A(
1  3
2) = 1
2
a4A
4
0
A(2
1  2
2) = 3
4
a4A
4
0 :
The intermodulation distortion metric speciﬁes these inter-frequency products.
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5.2.4.1 Measurement Results
To determine the intermodulation product distortion (IMD) the JAWS was conﬁgured
to synthesize a two-tones sinusoidal signal which was applied to the system input. In
this test the intermodulation products jkf1  jf2j with k; j = 1; 2 and 3 were computed
by the following relation [82]:
IMDq =
max fA2(jkf1 + jf2j)g
min fA2(f1); A2(f2)g ; (5.13)
where A(kf1) is the amplitude of the frequency component kf1, likewise for the index
j and q = jkj + jjj is the intermodulation order. This equation (5.13) represents the
worst case since the IMD is computed as the ratio between the maximum amplitude of
the distortion product to the minimum amplitude of the two-tones signal applied to the
system. The IMD expressed in dBc is:
IMDq = 20 log

max fA(jkf1 + jf2j)g
min fA(f1); A(f2)g

; (5.14)
Table 5.4 shows the results of the second order to the forth order intermodulation prod-
ucts. The amplitude of the frequency components were calculated from the Fourier
transform of the measured data without windowing as in the case of the THD.
Table 5.4: Intermodulation distortion, f1 = 1000 Hz, f2 = 1250 Hz
Equivalent fi Amplitude rms IMD2 IMD3 IMD4
sampling rate (Hz) (mV) (dBc) (dBc) (dBc)
(kHz)
16 1000 2.175 -84.67 -88.64 -89.701250 2.180
32 1000 2.178 -81.02 -94.09 -89.441250 2.185
64 1000 2.173 -76.67 -82.67 -91.361250 2.168
Figure 5.4 depicts the output signal spectra of the IMD measurements for diﬀerent
sampling rates.
5.2.5 Settling Time
An important parameter for sampling systems is the settling time, deﬁned as the time
required by its readout to converge to  0.01 % of the ﬁnal value in response to a step
change at its input. This parameter is vital when sampling rapidly changing signals,
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Figure 5.4: Intermodulation distortion. Output signals spectra for IMD calculation f1 = 1 kHz,
f2 = 1.25 kHz. The inset in (c) depicts the IMDi at the equivalent sampling rate 64 kHz.
arbitrary waveforms which appear in power quality, and in multiplexed systems. For
- ADCs, this parameter depends on the decimation rate selected, which determines
the order of the - ADC internal digital ﬁlters [78, 83].
5.2.5.1 Measurement Results
The Josephson waveform synthesizer (JWS) is capable to generate stepwise approximated
waveforms. Its accuracy and intrinsic noiseless and non-drift properties can be exploited
to determine the settling time of the - ADC. Because of that, the transition between
two adjacent steps of a stepwise approximated waveform can be used to measure the
sampling system settling time provided that the steps duration is long enough to allow
settling of the system response.
The response of the sampling system to a transition between two adjacent quantum
plateaus, as illustrated in ﬁgure 5.5, results in a settling time of 24 samples. The response
of the analog input ampliﬁers is included in this time. The length of the overall ADC
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internal decimation ﬁlters was 55, which corresponds to a decimation factor of 256. Table
6 in reference [27]) speciﬁes the group delay of the digital ﬁlters in unit of time for diﬀerent
sampling rates and decimation factors. The row with which the length of the digital ﬁlters
was obtained is transcribed here for clarity The ﬁlters group delay (GD) is equal to the
Table 5.5: AD7763 decimation ﬁlters default conﬁguration
Clock Filters Computation Filters Equivalent
frequency FIR 1 FIR 2 FIR 3 delay delay fs
20 MHz 4 32 2 4.65 s 346.8 s 78.125 kHz
computation delay plus the ﬁlters delay according to reference [27]. From table 5.5 results
GD = 4:65s+ 348:8s = 351:45s :
The group delay can be converted to number of samples by
GDsamples = 351:45s  78:125 kHz = 27:5 samples :
Then, it follows that the overall ﬁlter length is 2 27:5 samples = 55 samples.
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Figure 5.5: Overall system settling time
The overall ﬁlter length remains constant for the diﬀerent sampling rates, since it
depends on the decimation factor. Therefore, converting the number of samples to time
results in the settling times as is shown in table 5.6.
These results can be compared with an integrating ADC used in a digital voltmeter
(DVM), such as the Agilent 3458A. The settling time of the DVM for the DCV sampling
mode is 20 s at the input ranges 1 V and 10 V [84]. As can be seen, the settling time
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Table 5.6: Settling times as a function of sampling rates
Settling time
Sampling Equivalent
Rate (kHz) Sampling rate no. of
(kHz) samples (ms)
1024 4 6
2048 8 3
4096 16 24 1.5
8192 32 0.75
16384 64 0.375
in a - ADC is higher, as a consequence the settling time is a limiting factor when
sampling arbitrary waveforms or in precision measurements. The eﬀect of the settling
time is described in section 7.1.2 when measuring sinusoidal signals.
5.3 Determination of Performance Metrics
in Static Regime
Two performance metrics were determined using a dc quantum plateau of the Josephson
waveform synthesizer, the input-referred noise and the noise-free code resolution.
5.3.1 Input-Referred Noise
The input-referred noise or code transition noise in ADC is any deviation between the
output digital code with a dc, noise-free, input signal [85].
The ADC internal circuits produce a certain amount of root-mean-square (rms) noise
erms. In - ADCs, this depends mainly on noise in ampliﬁers and sampled thermal
noise kT=C [4], where k is the Boltzmann constant, T is the absolute temperature and
C is the input capacitance mentioned in 3.2.2.2. For the complete system, additional
contributions due to thermal noise from the operational ampliﬁers and quantization noise
from the ADC must also be considered.
5.3.1.1 Measurement Results
To measure the input-referred noise or code-transition noise, a single JWS dc plateau
equal to 1 V was applied to the sampling system input and then the histogram of the
ADC output codes was computed. The normalized histograms, centered around the
median value, for the diﬀerent equivalent sampling rates are shown in ﬁgure 5.6 and the
results are summarized in table 5.7.
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Figure 5.6: ADC readout histograms for an input JWS dc plateau equal to 1 V
The resulting histograms are a measure of the code distribution for this particular dc
voltage and follow nearly a normal distribution, as can be seen from ﬁgure 5.6. Therefore,
the standard deviation represents the rms value of the sum of all noise sources erms [85].
The worst case was measured at the equivalent sampling rate of 64 kHz, resulting in a
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Table 5.7: Histograms results for a JWS dc plateau equal to 1 V
Equivalent Sampling rate
4 kHz 8 kHz 16 kHz 32 kHz 64 kHz
minimum (LSB) 2105389 2105397 2105411 2105404 2105390
maximum (LSB) 2105496 2105487 2105472 2105477 2105488
median (LSB) 2105443.5 2105442 2105441 2105441 2105439.5
erms (LSB) 10.05 9.26 6.35 6.82 10.25
rms noise equal to 10.25 LSBs, which corresponds to rms voltage equal to 1.2 V. The
noise limits the resolution of the - ADC, as it will be explained below.
5.3.2 Noise-Free Code Resolution
The noise-free code resolution is the number of bits of resolution beyond which it is
impossible to distinguish between individual codes [78, 85]. It deﬁnes the usable number
of bits of the ADC and it is limited by the input-referred noise. This metric is associated
with high resolution - ADC.
From the input-referred noise erms the maximum SNR for a N-bits ADC can be
calculated as
SNR

max
=
2N
erms(LSBs)
: (5.15)
Then the eﬀective resolution in bits can be obtained by calculating the base-2 loga-
rithm of equation (5.15)
Eﬀective resolution = log2

2N
erms

; (5.16)
From the eﬀective resolution follows that the noise-free code resolution can be calcu-
lated by replacing the rms noise erms with the peak-to-peak noise ep p = 6:6  erms in
equation (5.16), hence
Noise-free code resolution = log2

2N
peak-to-peak input noise

= log2

2N
6:6 erms

; (5.17)
From equation (5.16) and (5.17) follows the relation between the noise-free code res-
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olution and the eﬀective resolution which is given by
Eﬀective resolution = Noise-free code resolution+ log2(6:6)
 Noise-free code resolution+ 2:7 bits : (5.18)
As it is stated by equation (5.18) the eﬀective resolution diﬀers form the noise-free code
resolution in 2.7 bits.
5.3.2.1 Measurement Results
The noise-free code resolution and the eﬀective resolution obtained for the - ADC
used in this thesis are given in table 5.8.
Table 5.8: Noise-free code resolution and eﬀective resolution for the diﬀerent equivalent sam-
pling rates
Equivalent Noise-free code Eﬀective
sampling rate resolution resolution
(kHz) (bits) (bits)
4 17.95 20.67
8 18.07 20.79
16 18.61 21.33
32 18.51 21.23
64 17.92 20.64
From the noise-free code resolution results shown in table 5.8 it can be concluded
that the ADC resolution is not degraded by to the associated signal conditioning circuit
(input buﬀer and FDA) and the system clock.
It is important to point out the diﬀerence between the eﬀective resolution (or the
noise-free code resolution) and the eﬀective number of bits (ENOB). The eﬀective reso-
lution measures the attainable ADC resolution, while the ENOB expresses the SNR plus
harmonic distortion in unit of bits.
The rms noise-free code resolution erms, relative to the system full-scale, has been
considered as resolution uncertainty since it measures the uncertainty with which a single
ADC code or a sample value can be identiﬁed.
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Chapter 6
System Model Parameter Identiﬁcation
In chapter 4 the proposed model to post-compensate the sampling system readouts has
been described. The model describes or predicts the behavior of the sampling system
relating its input/output signals by means of a transfer function. This function is con-
structed from observing the system response to a well-known input signal. The process
of building this transfer function is called identiﬁcation. If this is the case, it is referred
as to parametrize the transfer function with a set of a ﬁnite number of parameters. This
chapter describes the parameter identiﬁcation of the sampling system model based on
a sigma-delta analog-to-digital converter using a Josephson waveform synthesizer. The
methods and measurement procedures described herein allow the determination of the
performance metrics such as non-linearity, gain and oﬀset of the system when sampling
alternating signals with accuracies at the V/V level. Additional compensations to ap-
ply to the sampled data are also described, the compensation for the sample-and-hold of
the analog-to-digital converter and the correction for the frequency response of the anti-
aliasing low-pass ﬁlter. With all these compensation the input signal can be reconstructed
in order to calculate for instance, the root-mean-square (rms) value. A description of the
calculation of rms value from the reconstructed signal is also included. Finally, an un-
certainty evaluation of the system is presented to complete the characterization of the
capabilities of the sampling system.
6.1 The System Model
As it has been described in chapter 4 the proposed model to post-compensate the system
readouts for non-linearities and distortion is the Hammerstein model as illustrated in
ﬁgure 6.1. The identiﬁcation is divided in two parts: i) the non-linear block and ii) the
linear block compensation.
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f(x[n],fs)
v[n]x[n] y[m]
P(z) MT
Figure 6.1: Simpliﬁed block diagram of the sampling system model, where f(x[n], fs) represents
the non-linear block while P(z) represents the linear block.
6.2 Non-linear Block Parameter Identiﬁcation
The parameters of the non-linear block with a transfer function f(x[n]; fs), relating the
output data codes to the input voltages was obtained by means of the Josephson Wave-
form Synthesizer (JWS). The intrinsic characteristics of noise-free, drift-free and the
inherent accuracy make the JWS a powerful tool when characterizing sampling systems
as has been reported in [1, 86] where the JWS has been used to characterize integrating
ADCs as samplers.
6.2.1 The Josephson Waveform Synthesizer
Voltage standards based on the Josephson eﬀect [87] have been used since 1990 for na-
tional metrology institutes (NMI) to realize the unit of voltage. When a Josephson
array with njj Josephson junctions is biased by a constant current and irradiated by a
microwave signal of frequency f (typically 70 GHz) produces a constant dc voltage VJ
determined by
VJ = njj
f
KJ 90
; (6.1)
where KJ 90 = 483597.9 GHz/V is the Josephson constant. The uncertainty on VJ is
u(VJ)  1 part in 1010, this value makes the Josephson waveform synthesizer an absolute
voltage reference for the sampling system under characterization.
Advances in the development of Superconductor-Normal-Superconductor (SNS) [88]
and Superconductor-Isolator-Normal-Isolator-Superconductor (SINIS) [89] Josephson junc-
tions which can be dc biased by a driving current have opened up new applications in ac
metrology [3, 90, 91].
The Josephson Waveform Synthesizer uses these kind of Josephson arrays with which
it is capable to synthesize stepwise approximated waveforms with amplitudes in 10 V
range.
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6.2.1.1 Stepwise Approximated Waveform
The JWS is capable to synthesize stepwise approximated waveform, depending on the
number of steps and the voltage diﬀerence between them, the waveform can approach
triangle or sinusoidal waveforms. A stepwise approximated triangle waveform using 16
steps per period synthesized by the JWS is depicted in ﬁgure 6.2. The amplitude of
each step is given by equation (6.1). This stepwise triangle waveform was employed to
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Figure 6.2: 16-steps per period stepwise approximated triangle waveform with amplitude  1 V
and frequency 62.5 Hz
characterize the - sampling system.
6.2.1.2 Measurement Setup
A scheme of the measurement setup is shown in ﬁgure 6.3. The output of the Josephson
Σ-Δ sampling
system
DVM
20 MHz
TRIG
Clock GEN1
V
ref
Control
unit J
Josephson Waveform Synthesizer
Clock GEN2
10 MHz
f
clock
VMAX
-VMAX
t
Figure 6.3: Measurement setup for the system model parameter identiﬁcation
waveform synthesizer was connected to the - sampling system. In order to synchronize
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the generation and sampling, an external clock generator (Clock GEN1) was used as
main clock. A second clock generator (Clock GEN2), which was locked in frequency to
the main clock, provided the clock signal to the JWS system. This arrangement allowed
the modiﬁcation of the clock frequency of the JWS system so as to change externally the
frequency of the signal to synthesize, keeping the synchronization provided that the signal
frequency is an integer multiple of the clock frequency. During the test, the JWS was
conﬁgured to generate a stepwise triangle waveform using 8 or 16 steps per period, with
amplitude 1 V and a frequency range from 7.8125 Hz to 62.5 Hz. The - sampling
system sampled these waveforms at ﬁve diﬀerent equivalent sampling rates 4 kHz, 8 kHz,
16 kHz, 32 kHz and 64 kHz. The ADC was conﬁgured with a decimation rate set to
the maximum value of 256 in order to obtain the best achievable performance. Table 6.1
summarizes the measurement parameters.
Table 6.1: Measurement parameters
Equivalent JWS Signal
Sampling rate freq. no. steps
4 kHz 7.8125 Hz 8
8 kHz 7.8125 Hz 16
16 kHz 15.625 Hz 16
32 kHz 31.25 Hz 16
64 kHz 62.5 Hz 16
With this conﬁguration, the number of samples per period and the number of samples
per step were equal to 1024 and 64, respectively, for sampling rates from 8 kHz to 64 kHz.
However, for the lower sampling rate (4 kHz), the number of samples per step was 64
(the same as before), but the number of samples per period was 512 samples. This
conﬁguration allows to remove the transients of the ADC digital ﬁlters from the readouts,
which is of utmost importance to avoid wrong results, and this conﬁguration is statistically
equivalent for the diﬀerent ADC sampling rates. The total number of samples acquired
on each measurement were the maximum capacity of the - sampling system internal
buﬀer, equal to 524288 samples.
In addition, a high resolution digital voltmeter model Agilent-3458A, DVM, was used
to monitor the - ADC voltage reference Vref during the measurements.
6.2.2 Polynomial Transfer Function f(x[n])
In section 3.2 has been described and conﬁrmed by the results characterization with the
JAWS reported in sections 5.2.2 and 5.2.4, that the sampling system produces harmonic
distortion due to non-idealities (ampliﬁers, component mismatches). The magnitude up
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to the 4th order harmonic are the ones which may introduce deviations when measuring
alternating signal parameters, such as root-mean-square voltage. Therefore, the transfer
function f(x[n]) of the non-linear block of the Hammerstein model is a fourth order
polynomial as
f(x[n]) = a4x
4[n] + a3x
3[n] + a2x
2[n] + a1x[n] + a0 ; (6.2)
in which x[n] is the input signal to the - sampling system and ai are the polynomial
coeﬃcients.
In order to obtain the polynomial coeﬃcients ai, the - sampling system readouts
were processed as follows:
1. The transient response of the digital decimation ﬁlters of the - ADC were re-
moved from each quantum plateau. Then, the remaining samples were averaged so
that one single point per plateau was obtained;
2. then, the diﬀerences between these averaged points with their corresponding 0 V
in the signal were calculated over the corresponding period, following the method
described in [90]. As a result, the readouts were compensated from thermal e.m.f.
and drift;
3. the Allan deviation was then calculated to determine the observation time  over
which the system noise is white, i.e. the observation time in which the Allan
deviation decreases.
4. next, from the observation time  , the corresponding number of periods L over the
total number of acquired periods MP were determined. As a consequence, the total
number of periods were split into Q = bMP=Lc frames of L periods each one (bc
denotes the ﬂoor function);
5. ﬁnally, a fourth order polynomial least squares ﬁt relative to the input voltage VJ
was performed to ﬁnd the polynomial f(x[n]) (equation (6.2)) of the Hammerstein
model. Then, the polynomial f(x[n]) was inverted to obtain the coeﬃcients bi of
the post-correction polynomial r(v[n]) as has been described in section 4.3.
As it has been stated in item 4 the number of periods L depends on the results of
the Allan deviation. The Allan deviation plots are depicted in ﬁgures 6.5 and 6.6. These
plots include only the limiting curves from the set of 16 or 8 plateaus of the JWS signal.
The number of periods L for each equivalent sampling rate were determined when the
Allan deviation reaches the 1=f noise ﬂoor, this limit indicates that the measured data
are uncorrelated.
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Figure 6.4: JWS signal representation of the steps for the Allan deviation calculations
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Figure 6.5: Allan Deviation plots for equivalent sampling rates 64 kHz, 32 kHz and 16 kHz
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Figure 6.6: Allan Deviation plots for equivalent sampling rates 8 kHz and 4 kHz
The Allan deviation results show that the observation time is within the interval from
0.64 s to 25.6 s depending on the equivalent sampling rate. At the equivalent sampling
rates 64 kHz, 32 kHz and 16 kHz (ﬁgure 6.5) the system reaches the 1=f noise ﬂoor
after 40 periods which correspond to an observation time of 0.64 s, 1.28 s and 2.56 s,
respectively. The highest equivalent sampling rate (64 kHz) shows a linear drift after 80
periods as can be seen in ﬁgures 6.5(a) which corresponds to an observation time equal to
1.28 s. At the equivalent sampling rates 8 kHz and 4 kHz (ﬁgure 6.6) the system reaches
the 1=f noise ﬂoor after 200 periods resulting in an observation time of 25.6 s.
With these results, it is possible to estimate the lower attainable uncertainty when
computing the set of coeﬃcients ai of the polynomial f(). Extending the observation
time further than the 1=f noise ﬂoor will introduce correlation between the measured
data. The Allan deviation results are summarized in table 6.2.
Table 6.2: Allan deviation results
JWS signal Equivalent Total no. of No. of Observation No. of
frequency sampling periods periods time frames
(Hz) rate (kHz) M L  (s) Q
62.5 64 512 40 0.64 12
31.25 32 512 40 1.28 12
15.625 16 512 40 2.56 12
7.8125 8 512 200 25.6 2
7.8125 4 1024 200 25.6 5
To obtain the coeﬃcients ai of the polynomial f(), a least squares ﬁtting method
relative to the input voltage VJ was performed on each frame Q, as indicated in section
4.4.1, and then were in turn averaged. From this result, the coeﬃcients bi of the post-
85
compensating inverse polynomial r() were calculated at each sampling rate so that
r(f(x[n]))  1 :
Hence there is a set of ﬁve polynomials. These set of coeﬃcients are listed in table 6.3.
Table 6.3: Polynomial coeﬃcients and the corresponding Type-A uncertainty (u)
Equivalent coeﬃcients
sampling b4 b3 b2 b1 b0
rate (1/V3) (1/V2) (1/V) (V/V) (V)
64 kHz -135.18 10 6 134.01 10 6 310.96 10 6 1.00460508 2.92 10 6
u 7.84 10 6 4.26 10 6 8.30 10 6 3.14 10 6 1.63 10 6
32 kHz -38.81 10 6 54.11 10 6 87.06 10 6 1.00265017 5.04 10 6
u 2.04 10 6 1.11 10 6 2.17 10 6 8.20 10 7 4.28 10 7
16 kHz -13.31 10 6 14.02 10 6 24.97 10 6 1.00154515 1.77 10 6
u 9.60 10 7 5.23 10 7 1.02 10 6 3.88 10 7 2.03 10 7
8 kHz -2.80 10 6 1.50 10 6 6.80 10 6 1.00119768 4.02 10 7
u 3.11 10 7 1.69 10 7 3.31 10 7 1.26 10 7 6.56 10 8
4 kHz -3.18 10 8 -1.82 10 6 1.43 10 6 1.00115397 4.5 10 8
u 4.62 10 7 2.17 10 7 5.41 10 7 1.87 10 7 1.01 10 7
The non-linearities, up to the order of the polynomial, are compensated applying the
polynomial r() to the ADC readouts. This compensation can be observed and analyzed
on the residual plots of the ﬁtting process [76]. The residuals (the diﬀerence between the
ADC readouts and the ﬁtted data), namely
 = x[n]  r(v[n]) ; (6.3)
are shown from ﬁgure 6.7 to ﬁgure 6.11. On ﬁgures 6.7(a)-6.11(a) the residuals of a
linear ﬁt are shown where the non-linear behavior of the system is clearly seen. On ﬁgure
6.7(b)-6.11(b) the residuals of the polynomial ﬁt are depicted in which can be observed
a random distribution of the residuals around 0 V/V, indicating that the polynomial
r() compensates the sampling system from its non-linearities. These plots also show the
prediction interval (see equation 4.26) with a 95 % conﬁdence level.
The non-linearities increase as the equivalent sampling rate increases. This eﬀect is
produced by the imperfections as described in section 3.2. Mainly, mismatch in gain
and phase of the input buﬀer and FDA, ampliﬁers limited bandwidth and - ADC
modulators ﬁnite gain bandwidth and slew rate contribute to the overall system non-
linearity. The - ADC is built using switched-capacitor (SC) circuits. SC circuits
exhibit non-linear behavior which produce harmonic distortion as the frequency of oper-
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Figure 6.7: Least squares ﬁtting residuals in (V/V) relative to 1 V for a k=2 (95 %) prediction
interval. (a) Linear ﬁt, (b) Polynomial ﬁt. Equivalent sampling rate 64 kHz
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Figure 6.8: Least squares ﬁtting residuals in (V/V) relative to 1 V for a k=2 (95 %) prediction
interval. (a) Linear ﬁt, (b) Polynomial ﬁt. Equivalent sampling rate 32 kHz
ation increases [51].
6.3 Linear Block Compensation
In a - ADC the low resolution high sampling rate output of the quantizer is converted
to a high resolution output at the Nyquist sampling rate [22]. This is accomplished by
ﬁltering and downsampling the quantizer output, thus the output stage of a - ADC
consists of digital ﬁlters and a decimation process [68].
The discrete-time linear block P (z) of the model (see ﬁgure 6.1) consists of a cascade
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Figure 6.9: Least squares ﬁtting residuals in (V/V) relative to 1 V for a k=2 (95 %) prediction
interval. (a) Linear ﬁt, (b) Polynomial ﬁt. Equivalent sampling rate 16 kHz
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Figure 6.10: Least squares ﬁtting residuals in (V/V) relative to 1 V for a k=2 (95 %)
prediction interval. (a) Linear ﬁt, (b) Polynomial ﬁt. Equivalent sampling rate 8 kHz
of three decimation ﬁlters as has been introduced in section 2.3.6. Figure 6.12 illustrates
the decimation ﬁlters structure in detail.
These three ﬁlters decimate or downsample the output signal of the - modulator
by a total factor MT equal to
MT = M1 M2 M3 ; (6.4)
whereMi is the decimation factor of stage i. The decimation factors areM1 = 4,M2 = 32
and M3 = 2 given a total decimation factor MT = 256.
The overall transfer function P (z) related to the equivalent sampling rate at the ﬁlters
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Figure 6.11: Least squares ﬁtting residuals in (V/V) relative to 1 V for a k=2 (95 %)
prediction interval. (a) Linear ﬁt, (b) Polynomial ﬁt. Equivalent sampling rate 4 kHz
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Figure 6.12: Block diagram of the decimation ﬁlters
output is given by
P (z) = P1(z
0
)  P2(z00)  P3(z000) ; (6.5)
where Pi(z) is the transfer function of each ﬁlter stage. Replacing z = ej2f=(fs=256), the
overall frequency response can be calculated and its magnitude (jP (ej2f=(fs=256))j) (i.e.
gain) is depicted in ﬁgure 6.13.
From ﬁgure 6.13 it is possible to see the ripple in the pass-band and the cut-oﬀ
frequency of the overall frequency response of the decimation ﬁlters. The normalized
cut-oﬀ frequency is  0.4 which reduces the bandwidth of the system to  0.4 of the
Nyquist rate.
When sampling a signal the amplitude and phase are modiﬁed by the frequency re-
sponse of the decimation ﬁlters, therefore the ADC readout must be corrected. The
post-compensation is the inverse of the overall frequency response P (z), normalized to
the frequency response P0 at DC. Hence, for an input signal frequency f and a sampling
rate fs, the correction factor KD(f; fs) in the frequency domain is calculated using the
expression
KD(f; fs) = P (e
j2f=(fs=256))  P0; (6.6)
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Figure 6.13: Magnitude of the overall frequency response of the decimation ﬁlters jP (ej!)j
normalized to ffs 256
where P0 is equal to the product of the sum of the ﬁlters coeﬃcients, which is given by
P0 =
N1X
n=1
p1(n) 
N2X
n=1
p2(n) 
N3X
n=1
p3(n) ; (6.7)
where pi(n) are the coeﬃcients of the ﬁlter i and N1, N2, N3 are the lengths of the ﬁlters.
As has been described in section 4.4.2 these ﬁlters are linear phase [69], thus the input
signal is only delayed in time, therefore a compensation for phase distortion is not needed
to apply. As a result, the compensation (KD(f; fs)) is the inverse of the magnitude (gain
deviation) of the frequency response of the decimation ﬁlters.
6.3.1 Complete Transfer Function of the Model
In the foregoing section the Hammerstein model has been identiﬁed. Then, the post-
compensation functions have been obtained. A fourth order polynomial r() to compen-
sate the ADC readouts for non-linearities, analogue electronics gain and oﬀset deviations.
And, the post-compensation KD(f; fs) for the decimation ﬁlter frequency response has
been described. With these functions it is possible to express the reconstruction process
of the input signal to the sampling system in terms of an inverse transfer function TF as
TF (y[m]; f; fs) = r(y[m]; fs) KD(f; fs) ; (6.8)
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where y[m] are the ADC readouts, f is the input signal frequency and fs is the equivalent
sampling rate.
6.4 Additional Compensations
The input signal applied to the system is also aﬀected by the frequency response of the
anti-aliasing ﬁlter and for the transfer function of ADC front-end zero-order hold. As a
consequence, two additional compensations have to be applied to the sampled data: i)
compensation for the fully diﬀerential ampliﬁer anti-aliasing ﬁlters and ii) compensation
for the zero-order hold of the sampling process.
6.4.1 Compensation for the Fully Diﬀerential Ampliﬁer
Anti-aliasing Filter
As it has been described in section 3.1.2 the FDA was conﬁgured as a second order anti-
aliasing ﬁlter (see ﬁgure 3.4) with poles at fp1 = 1=(2RfCf ) and fp2 = 1=(2Rs2Cs).
The transfer function G(f) is
G(f) = G0  1
(1 + j2fRfCf )
 1
(1 + j2fRs2Cs)
; (6.9)
where G0 is the gain at DC (f = 0). This transfer function attenuates the amplitude
of the input signal, thus a correction KFDA must be applied on the sampled data. This
correction depends on the input signal frequency f and is calculated using the following
expression
KFDA(f) =
s
1 +

f
fp1
2

s
1 +

f
fp2
2
; (6.10)
where fp1 = 1=(2RfCf ) and fp2 = 1=(2Rs2Cs) are the cut-oﬀ frequency of the FDA
low-pass ﬁlters. Figure 6.14 illustrates the magnitude of the correction in the frequency
range from DC to 5 kHz. As can be seen from ﬁgure 6.14 the correction stays below
1  10 6 in the frequency range up to 500 Hz and increases from 3  10 6 to 12:92  10 6 in
the range from 1 kHz to 2 kHz.
6.4.2 Zero-Order Hold Compensation
The AD7763 - ADC employs a double sampling technique front end. With this
technique the ADC works at both phases of the internal clock and samples the input
signal twice. As a result, the sampling rate is doubled without doubling the speed of the
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Figure 6.14: FDA anti-aliasing ﬁlters frequency response compensation. The correction at the
maximum frequency of interest (f=2kHz) is 12:92  10 6
ADC internal circuitry [92, 93].
A simpliﬁed block diagram of the ADC input stage is illustrated in ﬁgure 6.15 [27].
The sampling switches SS1 and SS3 are driven by 1, during the active pulse the input
signal is connected to Cs1. SS1 and SS3 are opened on the falling edge of 1 while SH1
and SH3 are closed, connecting Cs1 to the - modulator. Likewise, switches SS2, SS4
are driven by 2, the input signal is connected to Cs2 on the active pulse of 2. On the
rising edge of 2, SS2 and SS4 are opened and Cs2 is connected to the - modulator
by SH2 and SH4. As a result, the input signal is sampled during a time equal to Ts=4
(Ts = 1=fs sampling time).
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Figure 6.15: Simpliﬁed diagram of the ADC input front end from reference [27]
This front end can be modeled as a zero-order hold (ZOH) system [94] as depicted in
ﬁgure 6.16. The output of a zero-order hold, with sampling time Ts takes the value of the
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input x(t) at a given instant t and remains constant until t+Ts, when it instantaneously
changes to x(t+ Ts).
zero-order
hold
(ZOH)
input
signal
output
signal
x(t) x0(t)
Figure 6.16: Zero-order hold model
The transfer function in the frequency domain HZOH(f; Ts) of the zero-order hold is
given by
HZOH(f; Ts) =
sin (2 fTs=4)
(2fTs=4)
e j2fTs=4 =
sin (fTs=2)
(fTs=2)
e jfTs=2 ; (6.11)
where f is the frequency of the input signal. The output signal x0(t) can be compensated
for the eﬀect of the zero-order hold by a low-pass ﬁlter with frequency response equal to
the inverse of HZOH(f; Ts), HrZOH(f; Ts)
HrZOH(f; Ts) =
1
HZOH(f; Ts)
=
(fTs=2)
sin (fTs=2)
ejfTs=2 : (6.12)
Replacing Ts by its reciprocal, the sampling frequency fs, equation (6.12) becomes
HrZOH(f; fs) =
1
HZOH(f; fs)
=
(f=(2fs))
sin (f=(2fs))
ejf=(2fs) : (6.13)
The compensation for the ZOH is the magnitude of HrZOH(f; fs),
KZOH(f; fs) = jHrZOH(f; fs)j =
 ( f=(2fs))sin ( f=(2fs))
 : (6.14)
The correction KZOH(f; fs) (deviation from 1) is shown in ﬁgure 6.17 for sampling
rates from 1024 kHz to 16384 kHz. On this ﬁgure, it can be observed that the correction
to apply to the ADC readouts are below 0:5 10 6 for the sampling rates fs = 16384 kHz,
fs = 8192 kHz and fs = 4096 kHz over the frequency range of interest. And, the correction
becomes signiﬁcant as the sampling rate reduces and the input signal frequency increases.
In the frequency range below 2 kHz, the compensation stays below 0:510 6 when sampling
at 2048 kHz, but rises to 1:5  10 6 for fs = 1024 kHz.
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Figure 6.17: Compensation for the zero-order hold
6.5 Complete Sampling System Mathematical Model
Using all these building blocks, the MT -downsampled reconstructed input signal ~x[nMT ]
can be calculated from the readouts of the ADC. The signal ~x[nMT ] which reconstructs
the MT -downsampled x[nMT ] is then obtained by the following expression
~x[nMT ] = ~x[m] = r(y[m]; fs) KD(f0; fs)| {z }
Hammerstein model
KFDA(f0) KZOH(f0; fs)
= TF (y[m]; f0; fs) KFDA(f0) KZOH(f0; fs) ; (6.15)
where y[m] are the system readouts, f0 is the input signal frequency and fs is the equiv-
alent sampling rate. TF (y[m]; f0; fs) is given by equation (6.8), KFDA(f0) (see equa-
tion (6.10)) is the gain compensation for the anti-aliasing ﬁlter at frequency f0 and
KZOH(f0; fs), which is given by equation (6.14), is the gain compensation for the zero-
order hold at frequency f0.
6.5.1 Model Extension to Multi-Frequency Input Signals
The mathematical model of the system given by equation (6.15) can be applied to input
signals with one fundamental frequency component f0. In the case of input signals with
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two or more frequency components described as
x(t) =
K 1X
k=0
Ak sin (2  fkt) ; (6.16)
where K is the number of frequencies, Ak is the amplitude and fk is the frequency of the
component k, the model has to be extended. This input signal is sampled at a sampling
rate fs by the system and the output y[m] is
y[m] =
K 1X
k=0
Ak sin [2  fk=fsm] : (6.17)
To obtain the downsampled reconstructed input signal ~x[nMT ] as in equation (6.15)
the corrections KD, KFDA and KZOH which are frequency dependent must to be applied
to all frequency components present on the output signal y[m], this can be performed in
the frequency domain. As a consequence, the reconstruction equation (6.15) becomes
~X(fk) = W (fk) KD(fk; fs) KFDA(fk) KZOH(fk; fs) k = 0; : : : ; K   1 ; (6.18)
where ~X(fk) is the discrete Fourier transform [69] of ~x[m] and W (fk) is the discrete
Fourier transform of output w[m] = r(y[m]; fs) of the reconstruction polynomial r().
6.6 Uncertainty Evaluation
The readouts of the sampling system are aﬀected by deviations from the diﬀerent modules
of the sampling system. To correct the readouts in order to reconstruct the input signal
a number of corrections must be applied. These corrections are known up to a certain
level, because they are constructed from observed data. Therefore a mathematical model
is built and used to evaluate the total uncertainty of the reconstructed signal.
6.6.1 Mathematical Model for Uncertainty Evaluation
The post-compensating model, the anti-aliasing ﬁlter compensation and zero-order hold
compensation have been analyzed and described in previous sections. In addition, a
Type-A uncertainty contribution for the model has been described in section 4.5. A
complete uncertainty evaluation is presented here.
The reconstructed signal ~x[nMT ] is given by equation (6.15). Each of the building
blocks in the model used to reconstruct the signal introduces an uncertainty to the ﬁnal
result. Applying the uncertainty propagation law, without correlation, the combined
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standard uncertainty uc(~x) of the measurand ~x is the square root of the estimated variance
u2c(~x) [56], which is obtained from
u2c(~x) =

@~x
@TF
2
u2(TF ) +

@~x
@KFDA
2
u2(KFDA) +

@~x
@KZOH
2
u2(KZOH) : (6.19)
Where
c1 =
@~x
@TF
= KFDA(f) KZOH(f; fs)
c2 =
@~x
@KFDA
= TF (y[m]; f; fs) KZOH(f; fs)
c3 =
@~x
@KZOH
= TF (y[m]; f; fs) KFDA(f) ;
are the sensitivity coeﬃcients.
The total uncertainty u(TF ) is the combination of the uncertainty of the prediction
interval of a new value using the post-compensation Hammerstein model, the system
resolution and the voltage reference variation because of changing the sampling rate
during measurements (see section 3.2.3). This is the main uncertainty source to the ﬁnal
value, which is in the interval from 2 V/V at an equivalent sampling rate of 4 kHz to
30 V/V at an equivalent sampling rate of 64 kHz.
The uncertainty u(KFDA) corresponds to the indeterminate value of the cut-oﬀ fre-
quency of the low-pass ﬁlter. The main contribution to this uncertainty comes from the
mismatch of the electronic components (the estimation of this uncertainty is described in
appendix A).
While the uncertainty u(KZOH) is due to the indeterminate value of the sampling time
Ts, the main contribution it is derived from the accuracy of the reference clock (internal or
external) which supplies the system with the sampling clock. Using an internal clock with
an accuracy of 100 Hz/Hz, the maximum uncertainty contribution to the uncertainty
of ~x is  0:2  10 3V/V in the frequency band of interest, thus this contribution can be
neglected in comparison with the contribution of u(TF ) and u(KFDA). The calculation
of u(KZOH) is summarized in appendix A.
6.7 Calculation of the Root-mean-square Value
In the foregoing sections the complete model of the sampling system has been obtained.
As validation procedure of the model the root-mean-square (rms) value of a periodic
signal, i.e. a sinusoidal signal, has been calculated. The experimental validation of the
model is presented in chapter 7, here a procedure to compute the rms value from the
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sampled data in the time domain and in the frequency domain is described.
The rms value of a periodic signal may be computed in the time domain or in the fre-
quency domain. For the case of a continuous-time sinusoidal signal xc(t) with amplitude
A0, fundamental frequency f0 = 1=T0 (T0 the fundamental period) and initial phase 
modeled as
xc(t) = A0 sin(2 f0 t+ ) : (6.20)
The rms value of xc(t), in the time domain, is given by the following expression
Vrms =
vuuut 1
T0
T0Z
0
(A0 sin(2 f0 t+ ))
2 dt : (6.21)
A discrete-time signal x(nTs) can be obtained by sampling xc(t) at a sampling rate
Ts = 1=fs, hence assuming ideal sampling
x(nTs) = A0 sin(2 f0 nTs + ) n = 0; 1; : : : ; N   1 ; (6.22)
where N is the total number of samples acquired. Then, the rms value of one period of
the sampled signal x(nTs) can be calculated using the following expression
Vrms =
vuut 1
Np
(Np 1)X
n=0
(A0 sin(2 f0 nTs + ))
2 ; (6.23)
where Np is the number of samples per period. Expanding the summation of equa-
tion (6.23), it results in
Vrms =
s
A20
2
  A
2
0
2
sin (4  f0Np Ts + 2)
(4 f0Np Ts)
+
A20
2
sin(2)
(4 f0Np Ts)
=
s
A20
2

1  sin (4  f0Np Ts + 2)
(4 f0Np Ts)
+
sin(2)
(4 f0Np Ts)

; (6.24)
If the conditions of ideal and coherent sampling are fulﬁlled, that is T0=Ts = J with
J an integer number, thus equation (6.24) reduces to
Vrms =
A0p
2
: (6.25)
Similarly, in the frequency domain, the rms value is obtained by computing the dis-
crete Fourier transform (DFT) on the sampled signal x(nTs). The DFT of x(nTs) is
97
deﬁned as
X(fk) =
N 1X
n=0
x(nTs)e
 j 2 fk nTs ; (6.26)
with
fk = 0; 1=(NTs); 2=(NTs);    ; (N   1)=(NTs) ;
and N the total number of samples.
The amplitude of the kth harmonic is given by 2jX(fk)]=N , considering only positive
frequencies. Thus, for the sinusoidal signal x(nTs), the DFT is a pair of impulses at
frequencies  f0 and f0 with amplitude equal to  A0=2 and A0=2, respectively, provided
ideal and coherent sampling.
Hence, the rms value Vrms of x(nTs) is equal to
Vrms =
p
2
N
jX(f0)j = A0p
2
: (6.27)
The frequency method is often preferred because it gives information regarding the
harmonic components present in the signal.
When sampling a signal using a real ADC, it introduces additional errors, i.e. noise,
resolution, gain error and non-linearities, thus an additional term has to be included in
equations (6.25) and (6.27). If the conditions of coherent sampling are fulﬁlled (T0=Ts = J
with J an integer number) the rms value becomes
Vrms =
A0p
2
+  : (6.28)
where  represents deviations introduced by the sampling system.
Equation (6.27) can be extended when measuring multi-frequency signals, harmoni-
cally related or not. Modeling the multi-frequency signal as
xm(nTs) =
K 1X
k=0
Ak sin (2  fknTs) n = 0; 1; : : : ; N   1 ; (6.29)
where N is the total number of samples, K is the number of frequencies, Ak is the
amplitude and fk is the frequency of the frequency component k, respectively. The DFT
Xm(fk) of the signal xm(nTs) is calculated using equation (6.26), then the rms value,
considering only positive frequencies, of each frequency component k is given by
Vrmsk(fk) =
p
2
N
jXm(fk)j (6.30)
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provided the number of samples acquired N encompasses integer number of periods of
all frequency components in the signal. Otherwise, windowing is necessary to minimize
the error due to spectral leakage [95].
In addition, the total rms value of the signal can be obtained by the Parseval’s theorem
[69] which states that
N 1X
n=0
jxm(nTs)j2 = 1
N
N 1X
k=0
jXm(fk)j2 ; (6.31)
where N is the total number of samples. From the Parseval’s theorem follows
VrmsT =
1
N
vuutN 1X
k=0
jXm(fk)j2 : (6.32)
Equation (6.32) extends the computation of the rms value to arbitrary signals.
6.7.1 Compensation for the Finite Number of Samples per Period
In a sampling system, the discrete-time signal is a replica of the continuous-time signal
with a ﬁnite number of samples. In addition, the - ADC decimates or downsamples
its input signal by an integer decimation factor MT .
For a signal x(nTs) described by equation (6.22) the samples are uniformly distributed
over the signal periods. The distance in time between samples is the sampling time Ts,
or in number of samples, in one period is 2=Np, where Np is the number of samples per
period.
When computing the rms value of the signal the voltage value between sample iTs
and sample (i + 1)Ts is assumed constant and equal to the voltage value of the sample
x(iTs). This process can be described as performing the convolution of the discrete-time
signal x(nTs) with a rectangular pulse signal with duration Trect = (i + 1)Ts   iTs = Ts
as described by
xr(nTs) =
Np 1X
k=0
x(kTs)hrect(nTs   kTs) ; (6.33)
where
hrect(nTs) =
(
1 nTs  (n+ 1)Ts;
0 otherwise:
(6.34)
The frequency response of hrect(nTs) is
Hrect(f) =
sin( f Ts)
 f Ts
e j  f Ts ; (6.35)
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where Ts is the sampling time at the - ADC front-end. This frequency response is
known as the sinc function (sinc(x) = sin(x)=x). This procedure is similar to what
is called in the literature as zero-order interpolation of a discrete-time signal [68, 69].
In this procedure x(nTs) is ﬁltered by a low-pass ﬁlter with frequency response given
by equation (6.35) to reconstruct the input signal. Thus, after the reconstruction the
output signal of this ﬁlter has to be compensated by the attenuation produced by the
frequency response of the ﬁlter to the signal x(nTs). Therefore, the signal xr(nTs) is then
compensated by [Hrect(f)]
 1, this compensation is known as compensation for zero-order
hold interpolator [69].
The - ADC sampled a time domain signal present at its input at a sampling rate
equal to fs, then the signal is downsampled by the decimation ﬁlters, as has been described
in section 6.3. As a result, the signal is downsampled 4 times by the ﬁrst decimation stage,
32 times by the second decimation stage and 2 times by the third decimation stage, as
a result the equivalent sampling rate is equal to fseq = fs=256. Hence, the correction
Ksinc(f0; fs) to apply is given by
Ksinc(f0; fs) = Ksinc1(f0; fs) Ksinc2(f0; fs) Ksinc3(f0; fs) ; (6.36)
with
Ksinci(f0; fs) =
f0f
 1
s Mi
sin(f0f 1s Mi)
where f0 is the input signal fundamental frequency, fs is the - modulator sampling
rate and Mi (with i = 1; 2; 3) is the decimation factor of stage i, i.e. M1 = 4, M2 = 32
and M3 = 2. Then the rms value given by equation (6.27) becomes
Vrms =
p
2
N
jX0(f0)j  Ksinc(f0; fs) ; (6.37)
with X0 the DFT of x(nTs), N the total number of samples and f0 the fundamental
frequency.
Equation (6.37) can be extended to correct the rms value of each frequency com-
ponent in a multi-frequency signal. Thus, assuming an input signal xm(nTs) described
by equation (6.29) with k = 0; : : : ; K   1 frequencies, the rms value Vrmsk(fk) of each
frequency fk is
Vrmsk(fk) =
p
2
N
jXm(fk)j  Ksinc(fk; fs) k = 0; : : : ; K   1 ; (6.38)
With this equation all frequency components in the input signal are compensated for the
frequency response of hrect.
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Chapter 7
Experimental Validation of the Model
In previous chapters, the - sampling system post-compensating model and charac-
terization have been described. This chapter adds the experimental validation of the
model and the performance of the designed - sampling system when measuring an
alternating signal.
7.1 Model Validation
Once the post-compensating model is determined its validation follows in order to evalu-
ate the overall performance of the - sampling system. Model validation is a procedure
to answer the question whether for the application the model is good enough or not.
The validation procedure performed in this thesis was based on comparing measurement
results with a high accuracy digital voltmeter, the Agilent model 3458A [84] under si-
nusoidal excitation. The input signal frequency range was from 62.5 Hz to 2 kHz with
amplitude in the  1 V range. Many techniques were studied and developed for such
purpose (see reference [15] for instance).
7.1.1 Measurement Setup
Figure 7.1 illustrates the measurement setup. A signal source, the Fluke 5700A calibrator
[96], was used to generate sinusoidal signals with a nominal amplitude equal to 0.708 V
rms in a frequency range from 62.5 Hz to 2 kHz. The - sampling system and the digital
voltmeter (DVM) were connected to the signal source output. To avoid spectral leakage
when computing the discrete Fourier transform, the source, the sampling system and the
DVM were synchronized employing as a main clock signal the 20 MHz internal clock of
the DVM. The clock signal from the DVM was optically isolated, to avoid interference
(opto in ﬁgure 7.1). This optocoupler supplies two output signals, the 20 MHz output
101
Σ-Δ sampling
system
DVM
20 MHz
TRIG
Signal 
generator
Signal
Source
2
0
M
H
z
10 MHz
SYNC
TRIG
o
p
to
Figure 7.1: Measurement Setup
was connected to the - sampling system and the 10 MHz output was fed to a signal
generator which was used to generate a SYNC signal to synchronize the signal source. In
addition, the signal source triggered the DVM and the - sampling system.
7.1.2 Validation Results
A sinusoidal signal with nominal rms value equal to 0.708 V in the frequency range from
62.5 Hz to 2 kHz was acquired at diﬀerent sampling rates, to validate the - sampling
system model. At the same time, the DVM measured the same signal. The DVM was
used as sampler, it was conﬁgured in DCV mode (DC voltage) and in the 10 V input
range, the maximum input bandwidth in this mode is from DC to 150 kHz [84]. The
sampling parameters for both systems are listed in table 7.1. These parameters were
selected in order to fulﬁll the requirements of coherent sampling, so that the sampling
rate was a multiple of the input signal frequency. As a result, spectral leakage when
computing the discrete Fourier transform was avoided and an integer number of samples
per period of the signal has been measured, in the case of the - sampling system the
value M , as shown in ﬁfth column of table 7.1. And, in the case of the DVM the number
of samples per period was M = 16, for all cases but the last in which it was M = 8. The
integration time Taper was set equal to Ts  25 s (Ts sampling time) to allow storing the
measured samples in the DVM internal memory.
The total number of periods acquired have been split into diﬀerent frames according
to the observation time  determined by the Allan deviation when characterizing the
transfer function of the system (see section 6.2.2, table 6.2). Then, the rms value of each
frame was calculated, in the frequency domain, using equation (6.27) and ﬁnally all rms
values were averaged to obtain the ﬁnal result.
The measurement results were divided in two groups: i) without applying the Ksinc
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Table 7.1: - sampling system and DVM sampling conﬁguration
- DVM
f (Hz) Eq. fs Eq. Ts BW M fs Ts Taper BW M
(kHz) (s) (kHz) (kHz) (s) (s) (kHz)
4 250 2 64
8 125 4 128
62.5 16 62.5 8 256 1 1000 975 0.5 16
32 31.25 16 512
64 15.625 32 1024
4 250 2 32
8 125 4 64
125 16 62.5 8 128 2 500 475 1 16
32 31.25 16 256
64 15.625 32 512
4 250 2 16
8 125 4 32
250 16 62.5 8 64 4 250 225 2 16
32 31.25 16 128
64 15.625 32 256
8 125 4 16
500 16 62.5 8 32 8 125 100 4 16
32 31.25 16 64
64 15.625 32 128
16 62.5 8 16
1000 32 31.25 16 32 16 62.5 37.5 8 16
64 15.625 32 64
2000 32 31.25 16 16 16 62.5 37.5 8 8
64 15.625 32 32
correction and ii) with the Ksinc correction. The Ksinc is applied to the measured signal
to compensate for the ﬁnite number of samples per period. For the - sampling system
it has the form
Ksinc =
(ff 1s )
3M1M2M3
sin(ff 1s M1) sin(ff 1s M2) sin(ff 1s M3)
; (7.1)
where M1 = 4, M2 = 32 and M3 = 2 are the decimation factors, f is the input signal
fundamental frequency and fs is the sampling frequency. In the case of the DVM the
Ksinc correction is the transfer function of the integrating ADC (IADC) [43] and is given
by
Ksinc =
fTaper
sin(fTaper)
; (7.2)
where Taper is the integration time.
The ﬁrst group is shown in ﬁgures 7.2 to 7.7 and reported from tables 7.2 to 7.7. The
dependence of Vrms with the equivalent sampling rate can be clearly observed.
The second group of results was obtained applying the Ksinc correction (see equa-
tions (6.37) and (7.1)) on the rms values of the ﬁrst group. The results are shown from
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Figure 7.2: Input signal frequency 62.5 Hz
Table 7.2: Input signal fre-
quency 62.5 Hz
- system
Eq. rms Value uc
fs (V) (V)

V
V

(kHz)
4 0.7079546 3.4 4.8
8 0.7079590 3.2 4.5
16 0.7079592 3.2 4.5
32 0.7079620 5.9 8.3
64 0.7079568 21 29.7
DVM
1 0.7079573 0.8 1.1
2 4 8 16 32 64
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Figure 7.3: Input signal frequency 125 Hz
Table 7.3: Input signal fre-
quency 125 Hz
- system
Eq. rms Value uc
fs (V) (V)

V
V

(kHz)
4 0.7079409 3.4 4.8
8 0.7079553 3.2 4.5
16 0.7079588 3.2 4.5
32 0.7079615 5.9 8.3
64 0.7079569 21 29.7
DVM
2 0.7079586 2.0 2.8
ﬁgure 7.8 to 7.13 and summarized from table 7.8 to 7.13. On the ﬁgures, the uncertainty
bars indicate 1- (k=1). The Ksinc correction has compensated the rms values for the
ﬁnite number of samples when the number of samples per period is 16 or higher. As a
consequence, the corrected values are within the combined uncertainty of the DVM for a
coverage factor k=2 (95 %). For lower number of samples per period, the settling time
of the decimation ﬁlters aﬀects the results as it will be explained below.
These results show that the designed sampling system is in agreement with the DVM
and alternating signals quantities can be measured in the frequency range from 62.5 Hz to
2 kHz with a combined uncertainty uc in the order of 8 V/V at an equivalent sampling
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Figure 7.4: Input signal frequency 250 Hz
Table 7.4: Input signal fre-
quency 250 Hz
- system
Eq. rms Value uc
fs (V) (V)

V
V

(kHz)
4 0.7078937 3.4 4.8
8 0.7079392 3.2 4.5
16 0.7079514 3.2 5.4
32 0.7079605 5.9 8.3
64 0.7079517 21 29.7
DVM
4 0.7079559 3 4.2
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Figure 7.5: Input signal frequency 500 Hz
Table 7.5: Input signal fre-
quency 500 Hz
- system
Eq. rms Value uc
fs (V) (V)

V
V

(kHz)
4 0.7078581 3.4 4.8
8 0.7078913 3.2 4.5
16 0.7079367 3.2 4.5
32 0.7079518 5.9 8.3
64 0.7079497 21 29.7
DVM
8 0.7079563 6.2 8.8
rate of 32 kHz, under these measurement conditions. These results improve the uncer-
tainty of the DVM which reaches 8 V/V at 500 Hz. In addition, the eﬀective bandwidth
is also increased from 8 kHz of the DVM in DCV mode to 16 kHz of the - sampling
system.
The validation results at 4 kHz sampling rate show that the rms value of an input
signal in the frequency range from 62.5 Hz to 125 Hz can be measured with uc=5 V/V,
with a bandwidth of 2 kHz. The eﬀect of the decimation ﬁlters can be observed at 250 Hz
where the rms value is slightly higher than the measured by the DVM, as can be seen in
ﬁgure 7.10. Despite this, the rms values are within a coverage factor of 2- (k=2) .
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Figure 7.6: Input signal frequency 1 kHz
Table 7.6: Input signal fre-
quency 1 kHz
- system
Eq. rms Value uc
fs (V) (V)

V
V

(kHz)
8 0.7078534 3.2 4.5
16 0.7078861 3.2 4.5
32 0.7079346 5.9 8.3
64 0.7079419 21 29.7
DVM
16 0.7079473 10 14.1
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Figure 7.7: Input signal frequency 2 kHz
Table 7.7: Input signal fre-
quency 2 kHz
- system
Eq. rms Value uc
fs (V) (V)

V
V

(kHz)
16 0.7078414 3.3 4.7
32 0.7078768 5.9 8.3
64 0.7079158 21 29.7
DVM
16 0.7079136 22 31.1
When the sampling rate is equal to 8 kHz, the results show that the agreement within
the uncertainty level of the DVM extends the input signal frequency range to 500 Hz with
uc=5 V/V, in this case the bandwidth of the - sampling system is 4 kHz. Again,
these results show an improvement. The DVM has a combined uncertainty equal to
8.8 V/V with the same sampling rate, as it is reported in table 7.11.
As table 7.12 shows, with a sampling rate of 16 kHz the uc of the - sampling
system is also equal to 5 V/V, and the DVM has an uc=14 V/V when the input signal
frequency is 1 kHz.
At higher sampling rates, 32 kHz and 64 kHz, the combined uncertainties were 8 V/V
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Figure 7.8: Input signal frequency 62.5 Hz
Table 7.8: Input signal fre-
quency 62.5 Hz
- system
Eq. rms Value uc
fs (V) (V)

V
V

(kHz)
4 0.7079591 3.4 4.8
8 0.7079602 3.2 4.5
16 0.7079595 3.2 4.5
32 0.7079620 5.9 8.3
64 0.7079568 21 29.7
DVM
1 0.7079573 0.8 1.1
2 4 8 16 32 64
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Figure 7.9: Input signal frequency 125 Hz
Table 7.9: Input signal fre-
quency 125 Hz
- system
Eq. rms Value uc
fs (V) (V)

V
V

(kHz)
4 0.7079589 3.4 4.8
8 0.7079598 3.2 4.5
16 0.7079599 3.2 4.5
32 0.7079617 5.9 8.3
64 0.7079570 21 29.7
DVM
2 0.7079586 2 2.8
and 30 V/V, respectively, over the total input signal frequency range from 62.5 Hz to
2 kHz. On this frequency range, the DVM increases its uc to 31 V/V. These results are
summarized in table 7.13.
In the frequency range up to 100 Hz, the - sampling system has higher uncertainty
than the DVM which has a combined uncertainty 1 V/V.
As expected, the uncertainty increases with sampling rate because the non-linearities
of the ADC are higher at high sampling rate as it has been reported in section 6.2.2 where
the non-linear transfer function has been analyzed.
The dependence of the rms value with the number of samples per period deserves a
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Figure 7.10: Input signal frequency 250 Hz
Table 7.10: Input signal
frequency 250 Hz
- system
Eq. rms Value uc
fs (V) (V)

V
V

(kHz)
4 0.7079661 3.4 4.8
8 0.7079573 3.2 4.5
16 0.7079559 3.2 4.5
32 0.7079616 5.9 8.3
64 0.7079520 21 29.7
DVM
4 0.7079559 3 4.2
8 16 32 64
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Figure 7.11: Input signal frequency 500 Hz
Table 7.11: Input signal
frequency 500 Hz
- system
Eq. rms Value uc
fs (V) (V)

V
V

(kHz)
8 0.7079637 3.2 4.5
16 0.7079548 3.2 4.5
32 0.7079564 5.9 8.3
64 0.7079509 21 29.7
DVM
8 0.7079563 6.2 8.8
special remark. The Ksinc correction must be applied to the readouts of any sampling
system because of the ﬁnite sampling time. For the - ADC, apart from the sample-
and-hold at the ADC front-end, the decimation ﬁlters are involved. The high rate output
signal from the modulator is averaged by the decimation ﬁlters to obtain a high resolution
lower rate readout [22]. As a consequence, the input signal at the ADC is weighted by
the coeﬃcients of the ﬁlters. If the number of samples in a period of the input signal
is not suﬃcient the coeﬃcients of the ﬁlters produce an additional error on the output
readout which is proportional to the ratio between the input signal frequency and the
sampling rate. To obtain high accuracy results the number of samples per period has to
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Figure 7.12: Input signal frequency 1 kHz
Table 7.12: Input signal
frequency 1 kHz
- system
Eq. rms Value uc
fs (V) (V)

V
V

(kHz)
16 0.7079585 3.3 4.7
32 0.7079527 5.9 8.3
64 0.7079464 21 29.7
DVM
16 0.7079473 10 14.1
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Figure 7.13: Input signal frequency 2 kHz
Table 7.13: Input signal
frequency 2 kHz
- system
Eq. rms Value uc
fs (V) (V)

V
V

(kHz)
32 0.7079491 5.9 8.3
64 0.7079339 21 29.7
DVM
16 0.7079136 22 31.1
be higher than the settling time of the ﬁlters, which was determined as 24 samples (see
section 5.2.5). That imposes a constraint on the ratio between the sampling rate fs and
the input signal frequency f . Hence, the ratio fs=f must be higher than 24. Although
this condition was not always fulﬁlled, the results are within uncertainty levels of the
DVM for a coverage factor k=2.
Summarizing, in order to obtain accurate results the ratio between the sampling rate
and the input signal frequency to be measured must be higher than 24, which is the
measured settling time in samples of the system. With the - sampling system it is
possible to sample signals with peak amplitudes equal to 1 V in the frequency range from
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62.5 Hz to 2 kHz with a combined uncertainty of 30 V/V at a sampling rate equal to
64 kHz. And, in the frequency range from 62.5 Hz to 1 kHz with a combined uncertainty
lower than 8 V/V at equivalent sampling rates from 4 kHz to 32 kHz, improving the
performance of the DVM at 500 Hz.
7.1.3 Uncertainty Budget
The uncertainty sources which contribute to the system total uncertainty are: the system
transfer function TF and the uncertainty of the correction for the anti-aliasing ﬁlters
KFDA(f). The uncertainty budget for the particular case of an input signal with frequency
62.5 Hz sampled at an equivalent sampling rate equal to 32 kHz is listed in table 7.14.
Table 7.14: Uncertainty Budget
Input signal frequency 62.5 Hz. Equivalent Sampling Rate 32 kHz
Source Description Distribution Type cj uj (cjuj)2
(V2)
Vref Voltage rect. A 1 1.2 V
reference
Hammerstein Prediction normal A 1 5.5 V
model Interval
Eﬀective normal A 1 1.7 V
resolution
u(TF ) Transfer normal A 1.0000000 5.9 V 3.2 10 11
function
u(KFDA) KFDA(f) rect. A 0.7079620 V 7.1 10 10 2.5 10 19
uc 5.9 V
The uncertainty denoted as u(TF ) is the combination of the uncertainty of the volt-
age reference, the system resolution and the uncertainty associated when predicting the
measured value using the system model (the ﬁrst three rows in table 7.14). As described
in section 3.2.3 the value of the voltage reference changes as the sampling rate changes,
then the uncertainty contribution to the ADC readouts has been determined equal to
1.2 V/V, assuming a rectangular probability distribution. The system eﬀective resolu-
tion has been measured to exceed 20 bits, which corresponds to an eﬀective resolution
of 1.7 V. The uncertainty contribution associated to the prediction of the reconstructed
value is the main contribution to the total uncertainty because it includes the contribu-
tion from all the components (gain, drift, non-linearity) in the sampling system. The
second uncertainty source u(KFDA(f)) is the indeterminacy in the cut-oﬀ frequency of
anti-aliasing low pass ﬁlter. The maximum contribution is bound at an input signal fre-
quency of 2 kHz to a value equal to 0.73 V/V (see appendix A). As the input signal
frequency is lower the contribution to the total uncertainty is reduced to a level equal to
7:0  10 4 V/V.
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7.2 Stability of the Sampling System Transfer Function
It is of particular interest to observe the short term and long term stability of the system
accuracy. Thus, the system was daily calibrated during one week (short term stability)
and then after two months a new calibration was performed (long term stability). The
system was continuously powered.
The main contributions to the stability of the system transfer function are the thermal
drift of the voltage reference IC, resistors, ampliﬁers and - ADC. All these contribu-
tions can be evaluated monitoring the evolution versus time of the Hammerstein model
non-linear transfer function.
To evaluate the stability of the transfer function, the system was monitored daily
during one week at the equivalent sampling rate equal to 32 kHz. At the same time, the
instantaneous voltage reference value Vref (t) was measured to establish the correlation
between the non-linear transfer function TF of the Hammerstein model and the ADC
voltage reference. The transfer function TF was evaluated as if the voltage amplitude of
the ADC readouts were 1 V with f = 0 Hz (DC), namely
Vi = TF (1 V; 0; fs) ; (7.3)
where fs denotes the equivalent sampling rate. The results are plotted in ﬁgure 7.14
and show that the values of TF during the measuring period are within the uncertainty
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Figure 7.14: Non-linear transfer function TF (1 V; 0; 32 kHz) short term stability. Equivalent
sampling rate 32 kHz. The type-A uncertainty bars correspond to a coverage factor k=1
limits. Besides, it is clear to see the inverse dependence of TF with the voltage reference
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value as stated by equation (3.14).
An analysis can be performed to ﬁnd the correlation between the ADC output binary
code and the voltage reference value Vref (t).
The block diagram shown in ﬁgure 7.15 indicates the input signal Vi(t) path through
the complete system and how it is aﬀected by the gains of the diﬀerent system’s stages.
FDA Q
Voltage
reference
Coder
G1 G2
Input
buffer
G3
modulator
Vref(t)
Vref(t)
2
Vi(t) V1(t) V2(t) V3(t) q(n)
code
Figure 7.15: Simpliﬁed block diagram of the sampling system showing the input signal Vi(t)
path through the diﬀerent system’s stages
The correlation can be described by the following analysis. The output of a mid-tread
quantizer, as stated by equations (3.13) and (3.14), is inversely proportional to its voltage
reference. The input q(n) of the coder are the quantized values of the output of the -
modulator V3(t)
q(n) = Q[V3(t)] =

V3(t)
2N
FSR
+
1
2

; (7.4)
where N is the ADC resolution in bits and FSR is the ADC full-scale range. For the
particular device used in this thesis FSR is equal to 0:8Vref (t) [27], hence
q(n) =

V3(t)
2N
0:8Vref (t)
+
1
2

; (7.5)
Vref (t) is the value of the system voltage reference at time t.
The outputs of the input buﬀer V1(t), the FDA V2(t) and the - modulator V3(t)
are (supposing a linear transfer function for the sake of simplicity)
V1(t) = G1 Vi(t) + Voff1 (7.6)
V2(t) = G2 V1(t) + Voff2 +
Vref (t)
2
(7.7)
V3(t) = G3 V2(t) + Voff3 (7.8)
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Replacing equations (7.6), (7.7) and (7.8) in equation (7.5)
q(n) =

(G3V2(t) + Voff3)
2N
0:8Vref (t)
+
1
2

=

G3

G2V1(t) + Voff2 +
Vref (t)
2

+ Voff3

2N
0:8Vref (t)
+
1
2

=

G3

G2 (G1Vi(t) + Voff1) + Voff2 +
Vref (t)
2

+ Voff3

2N
0:8Vref (t)
+
1
2

;
(7.9)
rearranging equation (7.9) it becomes
q(n) =

G3G2G1 Vi(t) +G3G2 Voff1 +G3 Voff2 + Voff3 +G3
Vref (t)
2

2N
0:8Vref (t)
+
1
2

=

GT Vi(t) + Voff +G3
Vref (t)
2

2N
0:8Vref (t)
+
1
2

; (7.10)
where
GT = G3G2G1 and Voff = G3G2 Voff1 +G3 Voff2 + Voff3 :
The ADC employs a bipolar codiﬁcation [21] to obtain the output digital code, as a
consequence the input to the coder q(n) (see ﬁgure 7.15) is scaled to the middle scale
factor equal to 2(N 1), thus
code = q(n)  2(N 1)
=

GT Vi(t) + Voff +G3
Vref (t)
2

2N
0:8Vref (t)
+
1
2

  2(N 1)
=
66664GT Vi(t) + Voff +G3 Vref (t)
2

2(N 1)
0:8
Vref (t)
2
+
1
2
77775  2(N 1) : (7.11)
The output digital code is then converted to voltage using the following scaling equa-
tion
Vo(n) = code  FSnom
2(N 1)
= code  Vref
2(N 1)
(7.12)
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Replacing equation (7.11) in equation (7.12) results
Vo(n) =
66664
0B@GT Vi(t) + Voff +G3 Vref (t)
2

2(N 1)
0:8
Vref (t)
2
+
1
2
77775  2(N 1)
1CA  Vref
2(N 1)
=

GT Vi(t) + Voff +G3
Vref (t)
2

2N
0:8Vref (t)
+
1
2

Vref
2(N 1)
  Vref
=

GT Vi(t)
0:8Vref (t)
+
Voff
0:8Vref (t)
+
G3
2

2N +
1
2

Vref
2(N 1)
  Vref (7.13)
Equation (7.13) shows that the ADC output voltage Vo(n) is inversely proportional to
the instantaneous value of the voltage reference Vref (t). This dependence can be observed
in ﬁgure 7.14.
As a ﬁnal evaluation, the system model parameters have been obtained and the trans-
fer function has been evaluated using equation (7.3) after a period of two months. Figure
7.16 compares measurement results two months apart and shows that the system transfer
function is within the uncertainty level for k=1.
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Figure 7.16: System model transfer function comparison. Interval between measurements 2
months
These results show that the system is stable, within the uncertainty limits, during a
period of time more than two months. This is of particular interest when performing long
term measurements. Further measurements are required to set the exact recalibration
interval to stay within this uncertainty. It is however clear that, for a continuously
powered system, recalibration would be required less frequently than every two months.
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Chapter 8
Conclusion and Outlook
A high resolution sampling system based on a - ADC has been developed and charac-
terized. The experimental results conﬁrmed that the estimated combined uncertainty is
8 V/V (k=1) at the equivalent sampling rate of 32 kHz (BW=16 kHz), when measuring
a sinusoidal signal with 1 V nominal peak amplitude in the frequency range from 62.5 Hz
to 1.3 kHz. Compared to the performance of the de facto standard for sampling systems,
these uncertainties show that the designed sampling system improves the uncertainty
achievable with de facto standard which reaches 8 V/V at 500 Hz and can be used for
ac metrology.
A model has been established for the system in order to reconstruct the signal at the
input from the readings of the ADC. The parameters for this model were determined
using Josephson waveforms. The model was then validated by comparing measurements
of the rms value of a sinusoidal signal with the established measurement unit de facto
standard in metrology. The validation results have shown that the Hammerstein model
compensates the - sampling system readouts for non-linearity and frequency response
of the decimation ﬁlters. Using a fourth order polynomial the non-linearities have been
reduced from 150 V/V to 40 V/V (k=2) at the worst case, which corresponds to the
equivalent sampling rate equal to 64 kHz. At the equivalent sampling rate of 32 kHz the
non-linearities have been compensated to a limit below 10 V/V (k=2), and at lower
sampling rates the non-linearities are below 6 V/V (k=2).
The eﬀective resolution over an input range of 1 V has been measured to exceed 20 bits,
at the equivalent sampling rate of 32 kHz. In comparison with the de facto standard
system, which reaches this resolution at a sampling rate lower than 10 kHz. The settling
time for the complete system has been determined as 24 samples, this parameter limits
the ratio between the sampling rates and the input signal frequency to be higher than 24.
Furthermore, it is an important parameter when measuring power quality parameters or
multiplexed signals.
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In addition, the stability in time of the system parameters required in the model was
also established, in the short term by repeating the Josephson calibration daily over one
week, and for long term after two months. The drift of the transfer function during the
one week interval and after two months is considerably lower than the uncertainty limit of
6 V/V which is required on the model parameters. Further measurements are required to
set the exact recalibration interval to stay within this uncertainty. It is however clear that
recalibration would be required less frequently than every two months, for a continuously
powered system.
8.1 Outlook
The studies carried out in this thesis open up new improvements for the system designed.
The input range may be increased to 4 V by means of either adding a resistive voltage
divider at the system input or by changing the gain of the input stage.
For power measurements or voltage ratio measurements a fast and low impedance
switch may be used to measure the diﬀerent quantities using the same ADC (including
the signal conditioning circuitry), or a second ADC can be added to sample the second
quantity. The second solution implies to build a second board with similar performance
and to synchronize both boards.
Sigma-Delta ADCs are complex devices, thus a good knowledge of their internal struc-
ture is required in order to model the system for post-compensation. For metrology ap-
plications, or for all high accuracy and performance applications, it would be useful to
work closely with the designers of the - ADC.
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Appendix A
A.1 Anti-aliasing Filters Uncertainty Estimation
The fully diﬀerential ampliﬁer (FDA) was conﬁgured as a double pole anti-aliasing ﬁlter,
in consequence the input signal is attenuated by the gain of this ﬁlters and it must be
corrected. The compensation to the ADC readouts due to the FDA anti-aliasing ﬁlters
is given by the following equation
KFDA(f) =
s
1 +

f
fp1
2

s
1 +

f
fp2
2
; (A.1)
where fp1 = 1=(2RfCf ) is the frequency of the ﬁrst pole and fp2 = 1=(2Rs2Cs) is the
frequency of the second pole.
The uncertainty contribution to the ﬁnal value may be calculated as the squared root
of the variance u2(KFDA)
u2(KFDA) =

@KFDA(f)
@fp1
2
u2(fp1) +

@KFDA(f)
@fp2
2
u2(fp2) (A.2)
where
@KFDA(f)
@fp1
=  
f2

1 + f
2
f2p2
0:5

1 + f
2
f2p1
0:5
f3p1
and
@KFDA(f)
@fp2
=  
f 2

1 + f
2
f2p1
0:5

1 + f
2
f2p2
0:5
f 3p2
;
are the sensitive coeﬃcients.
The uncertainty on the cut-oﬀ frequencies fp1 and fp2 are caused by mismatches in the
passive electronic components Rf , Cf and Rs, Cs, respectively. Assuming the tolerance
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of these components as uncertainty (u(R)=100 
=
 and u(C)=5%), with a rectangular
distribution [56], the uncertainty of fp1 can be estimated as
u2(fp1) =

@fp1
@Rf
2
u2(Rf ) +

@fp1
@Cf
2
u2(Cf )
=
 
  1
2CfR2f
!2
u2(Rf ) +
 
  1
2RfC2f
!2
u2(Cf ) (A.3)
Similarly, the uncertainty of fp2 is
u2(fp2) =

@fp2
@Rs
2
u2(Rs) +

@fp2
@Cs
2
u2(Cs)
=

  1
4CsR2s
2
u2(Rs) +

  1
4RsC2s
2
u2(Cs) (A.4)
The total contributions to the uncertainty are listed in table A.1, for certain input
signal frequencies of interest.
Table A.1: Uncertainty contribution of the FDA anti-aliasing ﬁlters
Input signal uncertainty
frequency (10 6)
(Hz)
62.5 7.12 10 4
125 2.85 10 3
250 1.14 10 2
500 4.56 10 2
1000 1.82 10 1
2000 7.29 10 1
As can be deduced from these results, the uncertainty contributions due to the anti-
aliasing ﬁlter to the total uncertainty are bound to 0:7  10 6 when the input signal
frequency is 2 kHz, and decrease to 0:7  10 9.
A.2 Zero-order Hold Uncertainty Estimation
The sampling process involves to observe the input signal during a ﬁnite time at equidis-
tant time intervals deﬁned by the sampling time. This process can be described as the
convolution of the input signal with a train of pulses of ﬁnite width. This process is
referred as sampling with a zero-order hold (ZOH). As a consequence, the input signal
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is aﬀected by the transfer function of the zero-order hold and needs to be compensated.
The compensation for the ZOH is given by the following expression
KZOH(f; fs) =
( f=(2fs))
sin ( f=(2fs))
: (A.5)
The uncertainty u(KZOH) is the indeterminate value of the sampling rate fs and can be
calculated
u(KZOH) =
@KZOH(f; fs)@fs
u(fs) ; (A.6)
where
@KZOH
@fs
=
2 f 2 cos

 f
2fs

4 sin2

 f
2fs

fs
3
   f
2 sin

 f
2fs

fs
2
:
The main contribution to u(fs) comes from the accuracy of the reference clock (in-
ternal or external) which supplies the system the sampling clock; with an internal clock
with an accuracy of 100 Hz/Hz, supposing a rectangular distribution. The uncertainty
contribution to the ﬁnal value is listed in table A.2, for certain input signal frequencies
of interest.
Table A.2: Uncertainty due to the ZOH compensation
input signal frequency (Hz)
fs 62.5 125 250 500 1000 2000
(kHz) uncertainty (10 6)
16384 0.7 10 9 3 10 9 1 10 8 4 10 8 2 10 7 7 10 7
8192 3 10 9 1 10 8 4 10 8 2 10 7 7 10 7 3 10 6
4096 1 10 8 4 10 8 2 10 7 7 10 7 3 10 6 1 10 5
2048 4 10 8 2 10 7 7 10 7 3 10 6 1 10 5 5 10 5
1024 2 10 7 7 10 7 3 10 6 1 10 5 5 10 5 2 10 4
Because the ratio between the sampling rate and the input signal frequency is high
and the sensitivity coeﬃcients are inversely proportional to the sampling rate, which
is higher than 1 MHz, as a consequence, the uncertainties are below of some parts in
108, as can be seen in table A.2. Thus the contribution of the uncertainty of the ZOH
compensation to the ﬁnal value can be considered negligible.
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A.3 Sinc Correction Uncertainty Estimation
The rms value of the sampled signal must be corrected from the ﬁnite number of samples.
This correction is given by
Ksinc(f; fs) = Ksinc1(f; fs) Ksinc2(f; fs) Ksinc3(f; fs) ; (A.7)
with
Ksinci(f; fs) =
ff 1s Mi
sin(ff 1s Mi)
where f is the input signal fundamental frequency, fs is the - modulator sampling
rate and Mi (with i = 1; 2; 3) is the corresponding decimation factor of each stage, i.e.
M1 = 4, M2 = 32 and M3 = 2.
Assuming that Ksinci are uncorrelated and have uncertainty u(Ksinci), applying the
propagation law, the variance of Ksinc(f; fs) can be expressed as
u2(Ksinc)(f; fs) = u
2(Ksinc1) + u
2(Ksinc2) + u
2(Ksinc3) : (A.8)
where
u(Ksinc1) =

162f 2 cos (4f=fs)
f 3s sin (4 f=fs)
  4f
f2s sin (4 f=fs)

 u(fs)
u(Ksinc2) =

10242f 2 cos (32 f=fs)
f3s sin (32f=fs)
  32f
f2s sin (32f=fs)

 u(fs)
u(Ksinc2) =

4 2f 2 cos (2 f=fs)
f3s sin (2 f=fs)
  2 f
f 2s sin (2 f=fs)

 u(fs)
The contribution to u(Ksinci), as in the case of the ZOH compensation, is due to the
accuracy of the sampling frequency. With a clock uncertainty of 100 Hz/Hz, supposing
a rectangular distribution. The uncertainty contribution to the ﬁnal value is listed in
table A.3, for certain input signal frequencies of interest.
Table A.3: Uncertainty due to the Ksinc compensation
input signal frequency (Hz)
fs 62.5 125 250 500 1000 2000
(kHz) uncertainty (10 6)
16384 3 10 6 1 10 5 5 10 5 2 10 4 7 10 4 3 10 3
8192 1 10 5 5 10 5 2 10 4 7 10 4 3 10 3 1 10 2
4096 5 10 5 2 10 4 7 10 4 3 10 3 1 10 2 5 10 2
2048 2 10 4 7 10 4 3 10 3 1 10 2 5 10 2 2 10 1
1024 7 10 4 3 10 3 1 10 2 5 10 2 2 10 1 7 10 1
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As it has been stated in last section, the ratio between the sampling rate and the input
signal frequency is high, and the sensitivity coeﬃcients are inversely proportional to the
sampling rate squared, which is higher than 1 MHz. As a consequence, the uncertainties
are below of some parts in 108, as can be seen in table A.3, thus the contribution of the
uncertainty of the sinc correction to the ﬁnal value can be considered negligible.
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Appendix B
In this appendix the schematic circuits of the - ADC, the voltage reference and the
fully diﬀerential ampliﬁer are shown.
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B.1 Sigma-Delta ADC Schematic Circuit
4
Figure B.1: - ADC schematic circuit sheet 1 of 4
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4Figure B.2: - ADC schematic circuit sheet 2 of 4
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Figure B.3: - ADC schematic circuit sheet 3 of 4
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Figure B.4: - ADC schematic circuit sheet 4 of 4
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B.2 Voltage Reference Schematic Circuit
+
-
+
-
Figure B.5: Voltage reference schematic circuit
128
B.3 Fully Diﬀerential Ampliﬁer Schematic Circuit
Figure B.6: Fully diﬀerential ampliﬁer schematic circuit
129
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